No recent posts listed
GraalVM Native Image meets RISC-VRunning Plasma on VisionFive-2
Kung-Fu Perribot with RISC-V
Low-cost RISC-V BL616 module supports TinyMLRISC-V Bytes: Timer InterruptsReal-Time RISC-V-Based CAN-FD Bus Diagnosis ToolSymmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms
Andes Unveils Details of its Entry Level D23 RISC-V Processor Core
The RISC-V Mentorship Program – a 2022 Recap, What’s to Come for 2023, and How to Apply
Support for Microchip’s RISC-V Platforms in Antmicro’s Open-Source Renode Framework and BeyondRISC-V Celebrates Momentum of 2022 and Accelerating Adoption in 2023RISC-V Celebrates Momentum of 2022 and Accelerating Adoption in 2023
MangoPi MQ Pro with 64-bit RISC-V processor | Julian Horsey, Geeky Gadgets
HydraUSB3 RISC-V MCU board combines USB 3.0 with HSPI and SerDes high-speed interfaces | Jean-Luc AufrancMilandr MDR32F02FI is a RISC-V microcontroller for (Russian) electricity meters | Jean-Luc Aufranc, CNX Software
Low Power HW Accelerator For FP16 Matrix Multiplications For Tight Integration Within RISC-V Cores | Yvan Tortorella, Luca Bertaccini, Davide Rossi, Luca Benini, Francesco Conti
First open-source SystemVerilog RISC-V processor functional coverage library | Nick Flaherty, EE News Europe
NSITEXE expands products lineup of RISC-V CPU supported functional safety | NSITEXE, Design and ReusePINE64 Formally Unveils the StarFive JH7110-Powered Star64 RISC-V Single-Board Computer | Gareth Halfacree, Hackster.ioAndes Technology RISC-V Processors Reveal Outstanding Performance and Efficiency in MLPerf Tiny | Andes Technology
DAC 2022 – Is it too risky not to adopt RISC-V? | Brett Cline, Codasip
RISC-V Standardizes E-Trace and Binary Interface | William G. Wong, Electronic Design
Updated: Imagination’s first real-time embedded RISC-V CPU | Steve Bush, Electronics WeeklyCodasip opens RISC-V design centre in Greece | Nick Flaherty, EE News Europe
GraalVM Native Image meets RISC-VIt is now possible to use GraalVM Native Image on RISC-V! I will explain here how to compile applications for RISC-V and the implementation. By…
Running Plasma on VisionFive-2New year, new RISC-V Yocto blog post \o/ When I wrote my last post, I did really not expect my brand new VisionFive-2 board to find its…
Kung-Fu Perribot with RISC-VKung-Fu Perribot is my newly created toy which consists of a quadrupedal robot dog with Risc-V and control of 12 Servo motors Read the full…
Low-cost RISC-V BL616 module supports TinyMLSipeed launched today two embedded devices based on the RISC-V BL616 microcontroller from Bouffalo Lab. The M0S module is enabled with WiFi6, Bluetooth 5.2 and Zigbee interfaces in…
RISC-V Bytes: Timer InterruptsOperating systems do great work, but sometimes they need a little bit of help to know when to switch from one task to another. Thankfully,…
Real-Time RISC-V-Based CAN-FD Bus Diagnosis ToolNetwork Diagnosis Tools with industrial-grade quality are not widely available for common users such as researchers and students. This kind of tool enables users to…
Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized AlgorithmsThe ever-increasing need for securing computing systems using cryptographic algorithms is spurring interest in the efficient implementation of common algorithms. While the algorithms can be…
Andes Unveils Details of its Entry Level D23 RISC-V Processor CoreAt the RISC-V Summit last month, Andes Technology announced its new D23 entry-level RISC-V processor core to the industry. At the time, there was not much truly known about…
The RISC-V Mentorship Program – a 2022 Recap, What’s to Come for 2023, and How to ApplyThroughout 2022, the RISC-V community blossomed into a thriving global ecosystem spanning more than 80 countries and 2,500+ members. During this time students and young…
Support for Microchip’s RISC-V Platforms in Antmicro’s Open-Source Renode Framework and BeyondAntmicro, our Mi-V ecosystem partner, has been cooperating with Microchip for many years now, enabling our Mi-V ecosystem with its simulation solutions. Both companies are…
RISC-V Celebrates Momentum of 2022 and Accelerating Adoption in 2023Welcome to 2023! I’m so excited for the possibilities of the new year for the RISC-V ecosystem. Ten billion RISC-V cores have been shipped, and…
RISC-V Celebrates Momentum of 2022 and Accelerating Adoption in 2023Welcome to 2023! I’m so excited for the possibilities of the new year for the RISC-V ecosystem. Ten billion RISC-V cores have been shipped, and…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
MangoPi MQ Pro with 64-bit RISC-V processor | Julian Horsey, Geeky GadgetsMangoPi has officially launched their second RISC-V mini PC after unveiling it earlier this year. The MangoPi MQ Pro measures just 65 x 30mm and…
HydraUSB3 RISC-V MCU board combines USB 3.0 with HSPI and SerDes high-speed interfaces | Jean-Luc AufrancBenjamin VERNOUX has launched the HydraUSB3 V1 board based on WCH CH569 RISC-V MCU as a developer platform to experiment with high-speed protocols like HSPI and SerDes through a…
Milandr MDR32F02FI is a RISC-V microcontroller for (Russian) electricity meters | Jean-Luc Aufranc, CNX SoftwareLast year, we wrote about the Made-in-Russia Mikron MIK32 RISC-V microcontroller with features similar to STM32L0 Arm Cortex-M0+, and I was recently told that the first fully packed samples…
Low Power HW Accelerator For FP16 Matrix Multiplications For Tight Integration Within RISC-V Cores | Yvan Tortorella, Luca Bertaccini, Davide Rossi, Luca Benini, Francesco ContiThis new technical paper titled “RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs” was published by researchers at University…
First open-source SystemVerilog RISC-V processor functional coverage library | Nick Flaherty, EE News EuropeImperas Software in the UK has developed the first open source SystemVerilog RISC-V processor functional coverage library for RISC-V cores. The initial release is for…
NSITEXE expands products lineup of RISC-V CPU supported functional safety | NSITEXE, Design and ReuseNSITEXE, Inc. (Head Office: Minato-ku, Tokyo; CEO: Yukihide Niimi; hereinafter “NSITEXE”) has announced that it will contribute to the embedded systems by expanding its product…
PINE64 Formally Unveils the StarFive JH7110-Powered Star64 RISC-V Single-Board Computer | Gareth Halfacree, Hackster.ioWith four processor cores, 8GB of RAM, dual gigabit Ethernet, PCIe, and a graphics processor, this StarFive JH7110-based board impresses. Open-hardware specialist PINE64 has released…
Andes Technology RISC-V Processors Reveal Outstanding Performance and Efficiency in MLPerf Tiny | Andes TechnologyAndes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International,…
DAC 2022 – Is it too risky not to adopt RISC-V? | Brett Cline, CodasipI was fortunate enough to attend the 59th Design Automation Conference (DAC) in San Francisco last week. Aside from the Covid closure in 2020 I’ve…
RISC-V Standardizes E-Trace and Binary Interface | William G. Wong, Electronic DesignRISC-V International has released a number of new specifications that enhance the RISC-V ecosystems. I talked with Chief Technology Officer for RISC-V International, Mark Himelstein, about…
Updated: Imagination’s first real-time embedded RISC-V CPU | Steve Bush, Electronics WeeklyImagination Technologies has announced its first real-time embedded RISC-V CPU. Called IMG RTXM-2200, the 32bit core is aimed at SoCs for networking, packet management, storage…
Codasip opens RISC-V design centre in Greece | Nick Flaherty, EE News EuropeCodasip has opened a new RISC-V design facility in Greece, hiring Giorgos Nikiforos from Apple as director. Nikiforos brings decades of engineering experience in hardware…