Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

search
In the Media

Segger and Codasip Announce Cooperation on RISC-V

By June 22, 2021No Comments1 min read

Monheim am Rhein & Munich, Germany – June 22nd, 2021 – SEGGER and Codasip announce that SEGGER’s J-Link debug probes and its Embedded Studio IDE fully support Codasip’s RISC-V processors, right out-of-the-box.

Read the full article.

Related Posts

In the Media ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

ChannelLife: Edge AI, security & RISC-V to redefine IoT chips by 2026

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Electronic Design: Checking Out the RISC-V Summit North America 2025

Electronic Design: Checking Out the RISC-V Summit North America 2025

RISC-V International Staff
RISC-V International StaffNovember 26, 2025
In the Media Semiconductor Engineering: Why Openness Matters For AI At The Edge

Semiconductor Engineering: Why Openness Matters For AI At The Edge

RISC-V International Staff
RISC-V International StaffNovember 26, 2025