Hardware Archives

Oct 16

Optimizing Hardware for Neural Network Inference using Virtual Prototypes

By RISC-V International Staff Featured Work

Project Snapshot Identifying the optimal hardware configuration for running NN inference on edge devices is critical for maximizing performance. Tailoring HW designs to specific applications significantly increases resource utilization. We…

Oct 09

Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project

By Anisha Sharma News

The eProcessor Project today announced the successful development and deployment of the Europe’s first out-of-order RISC-V processor silicon. The processor, manufactured in a 22nm process, represents a leap forward in…

Aug 26

CVA6 RISC-V PMP Vulnerabilities against FIA

By RISC-V International Staff Featured Work

Project Snapshot Fault Injection Attacks (FIA) present considerable threats to the security and reliability of embedded systems. FIAs can compromise an embedded processor by altering its clock signal, power supply…

Jul 29

Learning Computer Architecture with a Visual Simulation of RISC-V Processors

By RISC-V International Staff Featured Work

Project Snapshot This work presents an interactive way of teaching computer architecture using Logisim Evolution, enabling students to construct and debug single-cycle and pipelined CPUs. Enhancements to Logisim Evolution allow…

Jun 24

TYRCA: A RISC-V Tightly-Coupled Accelerator For Code-Based Cryptography

By RISC-V International Staff Featured Work

Project Snapshot Post-quantum cryptography (PQC) has garnered significant attention across various communities, particularly with the National Institute of Standards and Technology (NIST) advancing to the fourth round of PQC standardization.…

May 30

HaDes-V – Learning by Puzzling: A Modular Approach to RISC-V Processor Design Education

By RISC-V International Staff Featured Work

Project Snapshot HaDes-V is an Open Educational Resource for learning microcontroller design. It guides through creating a 5-stage pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed and taught…

Feb 18

TestRIG – Randomized Testing of RISC-V CPUs

By RISC-V International Staff Featured Work

TestRIG (Testing with Random Instruction Generation) is a testing framework for RISC-V implementations. The RISC-V community has standardized a formal model of the architecture in the Sail language, giving a…

Dec 17

Longnail: Hardware Synthesis of CoreDSL Custom Instructions for MCU- and Application-Class Cores

By RISC-V International Staff Featured Work

Tammo Mürmann has just commenced his PhD studies at the Technical University of Darmstadt as part of the Embedded Systems and Applications Group (ESA). During his studies, he already participated…

Jul 11

[VIDEO] RISC V Ecosystem Panel | Open Source is Transforming AI and Hardware

By iszheng In the Media

2024 ANDES RISC-V CON Silicon Valley DEEP DIVE INTO AUTOMOTIVE / AI / APPLICATION PROCESSORS AND SECURITY TRENDS Recently, RISC-V, with its open, streamlined, and scalable configuration, has become the…

Jul 02

Introducing the Mini-ITX motherboard ‘Milk-V Jupiter’ equipped with a RISC-V processor

By iszheng In the Media

Milk-V , a developer of RISC-V-related hardware, has announced the Milk-V Jupiter, a Mini-ITX motherboard equipped with a RISC-V processor. Milk-V Jupiter | RISC-V PC for Everyone https://milkv.io/jupiter RISC-V is…

Hardware

Optimizing Hardware for Neural Network Inference using Virtual Prototypes

Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project

CVA6 RISC-V PMP Vulnerabilities against FIA

Learning Computer Architecture with a Visual Simulation of RISC-V Processors

TYRCA: A RISC-V Tightly-Coupled Accelerator For Code-Based Cryptography

HaDes-V – Learning by Puzzling: A Modular Approach to RISC-V Processor Design Education

TestRIG – Randomized Testing of RISC-V CPUs

Longnail: Hardware Synthesis of CoreDSL Custom Instructions for MCU- and Application-Class Cores

[VIDEO] RISC V Ecosystem Panel | Open Source is Transforming AI and Hardware

Introducing the Mini-ITX motherboard ‘Milk-V Jupiter’ equipped with a RISC-V processor

About

Technical Steering Committee
Board of Directors
FAQ
Contact Us
About RISC-V
History of RISC-V
Blog
News
Announcements
Genealogy

Policies

Privacy Policy
Code of Conduct
Antitrust Policy
Brand Guidelines

Specification

Ratified
Under Development
Contribute

Developers

Get Started
Training
Development Partners
Developer Boards
Labs
Mentorship
Technical Wiki

Industries

Automotive
Artificial Intelligence
Case Studies
Exchange
Landscape
Software Ecosystem Dashboard

Events

RISC-V Summit
Calendar
Videos
Community Meetings

Members

Current Members
Resources
Recognition

Resources

Get RISC-V Gear

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.

Hardware

Subscribe for updates, event info, webinars, and the latest community news

About

Policies

Specification

Developers

Industries

Events

Members

Resources

Join RISC-V International

Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.