No recent posts listed
Is Programmable Overhead Worth The Cost? | Brian Bailey, Semiconductor Engineering
Alibaba Cloud opens up IoT technology development platform | Shannon Williams, ChannelLife AustraliaA Minimal RISC-V | Brian Bailey, Semiconductor Engineering
Embedded Computing Design’s 2022 Tech Industry Predictions | Rich Nass, Embedded Computing Design
How to use the RISC-V development board to achieve automatic car patrol line driving? | RRoy, DFRobot
Picoclick C3T – the smallest ESP32-C3 based IOT button – assembly & tests | maker.moekoe
Rust on Apache Nuttx OS | Lup Yuen Lee, Mr. Tech Blog
MangoPi Shows Off a Raspberry Pi Zero-Inspired MQ Pro RISC-V Single-Board Computer — and Router | Gareth Halfacree, Hackster.ioSub-mW Keyword Spotting on an MCU: Analog Binary Feature Extraction and Binary Neural Networks | Gianmarco Cerutti, Lukas Cavigelli, Renzo Andri, Michele Magno, Elisabetta Farella, Luca BeniniRISC-V不是你想得那樣 | RISC-V商業模式分析
2021 Year in Review | Roberto Frazzoli, EDA CafeMy RISC-V development environment for programming and reverse engineering purposes | Rog3rSm1th
Delivering on the Promise of Industry-Leading RISC-V Processors | Drew Barbier, SiFive
Design flow of the DRAC project |
Russia to Build 8-Core RISC-V CPUs for Laptops, Government Systems | Joel Hruska, Extreme Tech
Whitepaper: RISC-V processor core for functional safety | Fraunhofer Institute for Photonic
Computer scientist showcases world’s first RISC-V-based Linux PC coupled with an AMD RX 6700 XT GPU | Bogdan Solca, Notebook Check
GNOME, Wireshark update in Tumbleweed | Douglas DeMaio, OpenSuse
World’s First Desktop PC RISC-V Board Meets AMD Radeon RX 6700 XT | Anton Shilov, Tom’s Hardware
Interview With Dirk Koch and Nguyen Dao | Matt Venn, Zero To ASIC
Introduction & Developer Tips for Zephyr RTOS | Zephyr Project
Video: Pineapple One: An Open-Source Discrete 32-Bit RISC-V CPU
CAES Receives Contract from Vinnova to Advance High Performance RISC-V Space Computing
Agile Analog brings analog IP to RISC-V International | Jean-Pierre Joosting, Design & Reuse
Is Programmable Overhead Worth The Cost? | Brian Bailey, Semiconductor EngineeringProgrammability has fueled the growth of most semiconductor products, but how much does it actually cost? And is that cost worth it? The answer is…
Alibaba Cloud opens up IoT technology development platform | Shannon Williams, ChannelLife AustraliaAlibaba Cloud, the digital technology and intelligence arm of Alibaba Group, has announced it has opened the source code of Yun on Chip (YoC), its…
A Minimal RISC-V | Brian Bailey, Semiconductor EngineeringIs there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers? Microcontrollers exist in almost everything, but can RISC-V…
Embedded Computing Design’s 2022 Tech Industry Predictions | Rich Nass, Embedded Computing DesignSince we’ve turned the page on a new year, it’s time to make some predictions. I asked Brandon Lewis, the Embedded Computing Design Editor-in-Chief, to join me…
How to use the RISC-V development board to achieve automatic car patrol line driving? | RRoy, DFRobotRecently DFRobot has developed an exhibit of a patrol trolley that uses a RISC-V main control development board equipped with a StarFive JH7100 chip running…
Picoclick C3T – the smallest ESP32-C3 based IOT button – assembly & tests | maker.moekoeThe Picoclick C3T is a tiny WiFi and BLE IoT button for several applications. Originally designed for smart home things, the Picoclick can also be…
Rust on Apache Nuttx OS | Lup Yuen Lee, Mr. Tech BlogApache NuttX is an embedded operating system that’s portable across many platforms (8-bit to 64-bit) and works like a tiny version of Linux (because it’s POSIX Compliant). Can we create…
MangoPi Shows Off a Raspberry Pi Zero-Inspired MQ Pro RISC-V Single-Board Computer — and Router | Gareth Halfacree, Hackster.ioSingle-board computer startup MangoPi has unveiled a new design, inspired by the Raspberry Pi Zero range but swapping out its system-on-chip for a RISC-V-based part:…
Sub-mW Keyword Spotting on an MCU: Analog Binary Feature Extraction and Binary Neural Networks | Gianmarco Cerutti, Lukas Cavigelli, Renzo Andri, Michele Magno, Elisabetta Farella, Luca BeniniAbstract—Keyword spotting (KWS) is a crucial function enabling the interaction with the many ubiquitous smart devices in our surroundings, either activating them through wake-word or…
RISC-V不是你想得那樣 | RISC-V商業模式分析時隔三個月，我終於要來回答什麼是RISC-V 殊不知，在我寫稿的這段日子，Intel的SiFive併購案就已經宣告失敗 (Nvidia的arm併購案也失敗，哈) 但同時，RISC-V也得到了更多的討論，整個生態系的發展也逐漸明朗 RISC-V到底有什麼過人之處，讓整個科技業都如此關注呢? Watch the full video.
2021 Year in Review | Roberto Frazzoli, EDA CafeLet’s start 2022 by quickly recapping some of the major events and trends of 2021, which was another year of the so-called ‘silicon renaissance’ era…
My RISC-V development environment for programming and reverse engineering purposes | Rog3rSm1thHow I set up a RISC-V development environment on my machine in order to develop RISC-V assembler programs and analyze RISC-V linux malwares. Read the…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Delivering on the Promise of Industry-Leading RISC-V Processors | Drew Barbier, SiFiveLeading the RISC-V uprising drives SiFive, home of the inventors of RISC-V, to continue to push forward with developing our product families and technologies. Earlier…
Design flow of the DRAC project |DRAC is a research project with the aim to produce RISC-V processors and different accelerators trying to achieve the maximum possible performance while minimizing power…
Russia to Build 8-Core RISC-V CPUs for Laptops, Government Systems | Joel Hruska, Extreme TechRISC-V has attracted a great deal of interest across the computing industry for its open-source instruction set architecture and rapidly evolving ecosystem. There are reports…
Whitepaper: RISC-V processor core for functional safety | Fraunhofer Institute for PhotonicTogether with industrial partners, the University of California, Berkeley has developed the „Reduced Instruction Set Computer V“ (RISC-V) using an open instruction set architecture (ISA).…
Computer scientist showcases world’s first RISC-V-based Linux PC coupled with an AMD RX 6700 XT GPU | Bogdan Solca, Notebook CheckRené Rebe managed to patch the Linux kernel to support the RISC-V processor along with the AMD RX 6700 XT card in around 10 hours.…
GNOME, Wireshark update in Tumbleweed | Douglas DeMaio, OpenSuseSince last Friday, five openSUSE Tumbleweed snapshots have been released. GNOME 40, btrfs, Mesa, Wireshark and several other package updates landed this week in the…
World’s First Desktop PC RISC-V Board Meets AMD Radeon RX 6700 XT | Anton Shilov, Tom’s HardwareWhen SiFive introduced its HiFive Unmatchd RISC-V desktop motherboard for developers last year, it was clear from the start that sooner or later an enthusiast would attempt to…
Interview With Dirk Koch and Nguyen Dao | Matt Venn, Zero To ASICRead the full article and watch the interview. "One of the popular types of entries to MPW1 & 2 have been FPGAs. I have previously…
Introduction & Developer Tips for Zephyr RTOS | Zephyr ProjectWhat is Zephyr RTOS? Why would I chose Zephyr over Linux? How is it open source? What is the Zephyr Project and how does it…
Video: Pineapple One: An Open-Source Discrete 32-Bit RISC-V CPUThis talk will be about a 32-bit homemade RISC-V CPU, made only out of discrete logic components and memories. There are no FPGAs nor any…
CAES Receives Contract from Vinnova to Advance High Performance RISC-V Space ComputingCAES, a leader in advanced mission-critical electronics for aerospace and defense, announced today that it has been awarded a contract from Vinnova, a Swedish government agency…
Agile Analog brings analog IP to RISC-V International | Jean-Pierre Joosting, Design & ReuseAs a strategic member, Agile Analog expects to widen access to its application- and process-optimised analog IP for smart and IoT devices. Agile Analog, a…