No recent posts listed
How the RISC-V ISA Offers Greater Design Freedom and Flexibility
Understanding RISC-V: The Open Standard Instruction Set Architecture
[VIDEO] HAPS high-performance RISC-V prototyping with asynchronous clocks | SynopsysFree tool enables customers to fully configure RISC-V cores[VIDEO] SBT C Suite Spotlight: Calista Redmond, CEO of RISC V International – Full Conversation
VeriSilicon’s industry-leading embedded GPU IP powers HPMicro’s high-performance HPM6800 series RISC-V MCUImsys develops RISC-V core, looks to AI in spaceScaleway launches its RISC-V servers in the cloud, a world first and a firm commitment to technological independence1.8 Billion Heterogenous AI Chipsets by 2030, 129 Million RISC-V AI Shipments by 2030 and 36 Other Transformative Technology Stats You Need to KnowAndes and MachineWare Collaborate on Early RISC-V Software Development for AndesCore™ AX45MPVSoccer, Chips, RISC-V and Brazil
Tenstorrent Scores Big Design Win With Japan’s LTSC To Enable Leading-Edge 2nm AI Accelerator
Semidynamics and Signature IP Expand Multi-Core RISC-V and CHI OptionsEmbedded Computing Design Announces Innovative Content Opportunities for RISC-V SummitExploring RISC-V Assembly in the Web Browser with SharpRISCVTrikarenos is a RISC-V chip for miniaturized space missionsLinux Patches Updated For 64-Core RISC-V Milk-V Pioneer mATX BoardBoffins propose RISC-V microcontroller to power cubesatsRISC-V video editing tested on a Lichee Pi 4A mini PCRISC-V: Pioneering Windows Assembly – A New Era in ComputingSemiDynamics teams for multicore RISC-V chiplet boostSamsung To Build Next-Gen Tenstorrent AI Chiplet Leveraging RISC-V ArchitectureTenstorrent Selects Samsung Foundry to Manufacture Next-Generation AI ChipletSemidynamics and SignatureIP create a fully tested RISC-V multi-core environment and CHI interconnect
How the RISC-V ISA Offers Greater Design Freedom and FlexibilityThe need for more flexible and scalable processor architectures in the semiconductor industry continues to rise, contributing to the steady growth in the adoption of…
Understanding RISC-V: The Open Standard Instruction Set ArchitectureIntroduction to RISC-V RISC-V (pronounced as risk five) is an open standard Instruction Set Architecture (ISA) based on Reduced Instruction Set Computing (RISC) computer architecture.…
[VIDEO] HAPS high-performance RISC-V prototyping with asynchronous clocks | SynopsysThis video demonstrates high performance and asynchronous clocking using HAPS®-100 and HAPS ProtoCompiler software. The design uses a RISC-V Rocket System integrated highspeed DDR 4,…
Free tool enables customers to fully configure RISC-V coresSemidynamics has released its new tool called ‘Configurator’ that puts the power of Semidynamics’ full customisation of a RISC-V processor core in the hands of…
[VIDEO] SBT C Suite Spotlight: Calista Redmond, CEO of RISC V International – Full ConversationIn this installment of SBT's C-Suite Spotlight, President Justin Kinsey has a conversation with CEO of RISC-V International, Calista Redmond. Calista's early career was focused…
VeriSilicon’s industry-leading embedded GPU IP powers HPMicro’s high-performance HPM6800 series RISC-V MCUSHANGHAI--(BUSINESS WIRE)--VeriSilicon (688521.SH) today announced that HPMicro’s HPM6800 series, a new generation digital dashboard display and human-machine interface system application platform has adopted VeriSilicon’s high-performance…
Imsys develops RISC-V core, looks to AI in spaceImsys in Sweden has developed a RISC-V processor core and is part of a project to develop an AI accelerator in space. Imsys points to…
Scaleway launches its RISC-V servers in the cloud, a world first and a firm commitment to technological independenceParis, France - Thursday, February 29, 2024 - Scaleway, the European cloud provider, is proud to launch a range of RISC-V servers, marking once again its…
1.8 Billion Heterogenous AI Chipsets by 2030, 129 Million RISC-V AI Shipments by 2030 and 36 Other Transformative Technology Stats You Need to KnowThe technology community – both innovators and implementers – is at a critical juncture in 2024. Global market pressures are starting to ease, but persistent…
Andes and MachineWare Collaborate on Early RISC-V Software Development for AndesCore™ AX45MPVAachen, Germany and Hsinchu, Taiwan, February 27th 2024 MachineWare GmbH and Andes Technology (TWSE:6533), a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding…
Soccer, Chips, RISC-V and BrazilBrazil Joins RISC-V International as Premier Member In the realm of global sports, soccer stands unparalleled, symbolizing not just a game but a tapestry of…
Tenstorrent Scores Big Design Win With Japan’s LTSC To Enable Leading-Edge 2nm AI AcceleratorJapan’s Leading-edge Semiconductor Technology Center, or LSTC, was established in late 2022 and is tasked with advancing the country’s research and innovation in areas such…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Semidynamics and Signature IP Expand Multi-Core RISC-V and CHI OptionsTwo relatively new players in the CPU world, Semidynamics and Signature IP, have announced multi-core RISC-V and CHI interconnect IP for compute-intensive applications like AI/ML.…
Embedded Computing Design Announces Innovative Content Opportunities for RISC-V SummitScottsdale, AZ (Oct. 9, 2023) -- Embedded Computing Design (ECD), the leading global media source covering IoT, AI/ML, Security, Power, and Industrial applications, today announced its…
Exploring RISC-V Assembly in the Web Browser with SharpRISCVIn the ever-evolving landscape of computer architecture, RISC-V has emerged as an open-source instruction set architecture (ISA), gaining popularity for its simplicity, flexibility, and scalability. One…
Trikarenos is a RISC-V chip for miniaturized space missionsResearchers at the Swiss public university ETH Zurich have developed Trikarenos, a RISC-V-based microcontroller designed to operate reliably in harsh environments like space. Trikarenos can…
Linux Patches Updated For 64-Core RISC-V Milk-V Pioneer mATX BoardThe latest Linux kernel patches for enabling the Milk-V Pioneer board have been posted, which is that interesting 64-core RISC-V micro-ATX board with two PCIe…
Boffins propose RISC-V microcontroller to power cubesatsRISC-V's open source instruction set has attracted a lot of attention over the past few years and not just here on Earth - a team…
RISC-V video editing tested on a Lichee Pi 4A mini PCIf you are interested in learning more about how a mini PC can be used for video editing. You might be interested in a new…
RISC-V: Pioneering Windows Assembly – A New Era in ComputingThe world of computer architecture is constantly evolving, with new innovations reshaping the way we interact with technology. In recent years, one of the most…
SemiDynamics teams for multicore RISC-V chiplet boostSemidynamics in Spain has teamed up with SignatureIP in the US to combine multi-core RISC-V IP with CHI interconnect for the development of the latest…
Samsung To Build Next-Gen Tenstorrent AI Chiplet Leveraging RISC-V ArchitectureAI chip manufacturing firm, Tenstorrent, has announced a collaboration with Samsung Foundry to develop next-gen cutting-edge chiplets based on its RISC-V architecture. Samsung's Foundry Division Receives a…
Tenstorrent Selects Samsung Foundry to Manufacture Next-Generation AI ChipletSANTA CLARA, CA – Oct. 2, 2023 Tenstorrent, a company that sells AI processors and licenses AI and RISC-V IP, announced today that it selected Samsung…
Semidynamics and SignatureIP create a fully tested RISC-V multi-core environment and CHI interconnectBarcelona, Spain – 3 October, 2023 -- There is an ever-increasing demand for more powerful chip designs for advanced applications, such as AI and ML, that require many…