No recent posts listed
The Road to the RISC-V Summit: MicrochipTenstorrent Teams with Imperas to Provide Model of the Tenstorrent Ascalon RISC-V Core
S2C’s FPGA Prototyping Accelerates the Iteration of XiangShan RISC-V ProcessorGoogle will release Android RISC-V emulators to test apps in 2024Hyperion Core Joins RISC-V International as a Strategic MemberAndroid and RISC-V: What you need to know to be ready
CHIPS Alliance Technology UpdateTop 5 Facts about RISC-V – Tom’s Top Five
On the EVE of the RISC-V Summit North America
Ashling and InCore announce Ashling’s RiscFree™ C/C++ SDK support for InCore’s RISC-V-based Azurite Cores.
Microchip Showcases Expanded RISC-V-Based Solutions, Partnerships and System Design Tools at 2023 RISC-V SummitHarnessing the RISC-V Wave: The Future is Now
Semidynamics launches configurable RISC-V vector unit | Nick Flaherty, EENews Europe
Axiomise Launches Next-Generation formalISA App for RISC-V Processors
Andes Technology N25F RISC-V Processor Enables Performance and Low Power for Phison X1 Enterprise SSD Controller
The Linux Foundation Europe launches RISE, the RISC-V Software Ecosystem project
The RISE Of RISC-V: Accelerating Adoption Through Collaboration And Coordination
MIPS Leverages Siemens’ Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V MultiprocessorMIPS Leverages Siemens’ Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V MultiprocessorAndeSentry™ Collaborative Framework Enables Comprehensive RISC-V Security Solutions
Milk-V Surprises with a Second RISC-V SBC — Physically Compatible with the Raspberry Pi 3 Model B
Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
SiFive Announces Exclusive China Event SeriesAxelera AI increases its Series A funding round to $50m for RISC-V edge AI chip
The Road to the RISC-V Summit: MicrochipMicrochip is packing up in Chandler, Arizona and will start its trip to the RISC-V Summit in Santa Clara, California, November 7th and 8th, 2023, and November 6 being…
Tenstorrent Teams with Imperas to Provide Model of the Tenstorrent Ascalon RISC-V CoreOxford, United Kingdom, October 30, 2023 — Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Tenstorrent, a next-generation computing company that builds computers…
S2C’s FPGA Prototyping Accelerates the Iteration of XiangShan RISC-V ProcessorS2C announced that the Beijing Institute of Open Source Chip (BOSC) adopted its Prodigy S7-19P Logic System, a VU19P-based FPGA prototyping solution, in the development…
Google will release Android RISC-V emulators to test apps in 2024Earlier this month, Qualcomm announced it was working with Google on a RISC-V Wear OS chip. The Android team today provided an update on RISC-V adoption, including an…
Hyperion Core Joins RISC-V International as a Strategic MemberDüsseldorf, 30 October, 2023 – Hyperion Core Joins RISC-V International as a Strategic Member Hyperion Core, the company that brings affordable AI processing to the…
Android and RISC-V: What you need to know to be readyIn December of 2022, Google announced at the RISC-V Summit that they were accepting Android patches for RISC-V. On the Google Open Source Blog, Lars…
CHIPS Alliance Technology UpdateJoin us for the next Technology Update featuring informative, technical talks on open source hardware collaborative development. Hosted by Google in Sunnyvale, California, the event…
Top 5 Facts about RISC-V – Tom’s Top FiveRISC-V is an open-source instruction set architecture that can be used to develop custom processors. It's challenging not just Intel and AMD but Arm as…
On the EVE of the RISC-V Summit North AmericaThe ESD Alliance hosted an engrossing evening in the early days of RISC-V featuring two of its authors. At the time, RISC-V was a fledgling…
Ashling and InCore announce Ashling’s RiscFree™ C/C++ SDK support for InCore’s RISC-V-based Azurite Cores.October-17, 2023, Chennai, India and Limerick, Ireland. Fabless processor core IP provider InCore Semiconductors and embedded tools developer Ashling today announced support for the Azurite…
Microchip Showcases Expanded RISC-V-Based Solutions, Partnerships and System Design Tools at 2023 RISC-V SummitCHANDLER, Ariz., October 25, 2023, RISC-V Summit — Designers who create systems for the complex Intelligent Edge need flexible, high-performance hardware and system-software combinations that easily…
Harnessing the RISC-V Wave: The Future is NowRISC-V is inevitable - it became the mantra of RISC-V, and it's true. But before we see why that is, let’s step back and discuss…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Semidynamics launches configurable RISC-V vector unit | Nick Flaherty, EENews EuropeSemidynamics in Spain has developed a highly configurable out of order vector unit with a new architecture to boost performance of RISC-V processor designs, and…
Axiomise Launches Next-Generation formalISA App for RISC-V ProcessorsLONDON, June 01, 2023 (GLOBE NEWSWIRE) -- Axiomise, the leading provider of cutting-edge formal verification solutions that include training, consulting, services and custom apps, today launched…
Andes Technology N25F RISC-V Processor Enables Performance and Low Power for Phison X1 Enterprise SSD ControllerAndes Technology Corp. announces that the AndesCore N25F processor has been adopted by Phison Electronics Corp.’s PCIe Gen4x4 SSD controller X1 (PS5020-E20) for the enterprise SSD market. Read the full press release.
The Linux Foundation Europe launches RISE, the RISC-V Software Ecosystem projectThe Linux Foundation Europe, the relatively new European arm of the Linux Foundation foundation of foundations, today announced the launch of the RISC-V Software Ecosystem (RISE) project.…
The RISE Of RISC-V: Accelerating Adoption Through Collaboration And CoordinationIn an attempt to accelerate RISC-V adoption, a global consortium of industry leaders has banded together to form the RISC-V Software Ecosystem (RISE) Project. According…
MIPS Leverages Siemens’ Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V MultiprocessorSAN JOSE, Calif., May 30, 2023 /PRNewswire/ -- MIPS, a leading developer of highly scalable RISC processor IP, has collaborated with Siemens Digital Industries Software, a global electronic design…
MIPS Leverages Siemens’ Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V MultiprocessorSAN JOSE, Calif., May 30, 2023 /PRNewswire/ -- MIPS, a leading developer of highly scalable RISC processor IP, has collaborated with Siemens Digital Industries Software, a global electronic design…
AndeSentry™ Collaborative Framework Enables Comprehensive RISC-V Security SolutionsHsinchu, Taiwan — May 30, 2023 — Andes Technology Corporation (TWSE: 6533), a Founding and Premier member of RISC-V International and a leading provider of high-performance, low-power 32/64-bit…
Milk-V Surprises with a Second RISC-V SBC — Physically Compatible with the Raspberry Pi 3 Model BRISC-V single-board computer newcomer Milk-V has announced its second hardware design, this time borrowing a very familiar form factor from a certain fruit-themed company: the…
Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the FutureTORONTO, May 30, 2023 /PRNewswire/ -- Tenstorrent and LG Electronics Inc. (LG) are pleased to announce that they are collaborating to build a new generation of RISC-V, AI, and…
SiFive Announces Exclusive China Event SeriesIt is an exciting time for SiFive in China and we’re going to be talking about a future powered by our RISC-V solutions at SiFive…
Axelera AI increases its Series A funding round to $50m for RISC-V edge AI chipDutch startup Axelera AI has raised $50m for its in-memory computing, RISC-V-based edge AI technology and set up a Silicon Valley office. CDP Venture Capital,…