Thank You For Attending RISC-V Summit North America! | Missed the event? Watch Now.

No recent posts listed
SiFive unveils P870 high-performance core, discusses future of RISC-V

SiFive has just given a presentation at Hot Chips 2023 introducing the new high-performance P870 RISC-V core and its automotive equivalent the P870-A core, plus…

RISC-V co-design using trace-based simulation with Renode and TBM

The design of modern hardware components such as processors and accelerators is a multidisciplinary effort at the intersection of hardware and software development. Hardware-software co-design…

Sipeed unveils RISC-V tablet, portable Linux console, and cluster

Sipeed has unveiled three new hardware platforms based on the LM4A RISC-V system-on-module found in their LicheePi 4A SBC, namely the Lichee Cluster 4A cluster for native RISC-V compilation, the Lichee…

Nuclei , the World’s First RISC-V CPU IP Vendor to Accomplish ISO 26262 ASIL-D Product Certificate

Nuclei System Technology, a leading RISC-V CPU IP vendor in China, announced that NA900 has been certified to be compliant to ASIL D requirements of ISO…

Think and Tinker your own IoT solutions

This versatile single-board computer (SBC) is powered by a 64-bit RISC-V-based processor, which supports both Linux Debian and Yocto operating systems. Tinker V packs features…

RISC-V Public Beta Platform Release · Database Adaptation Evaluation On RISC-V server

By PerfXLab Introduction PerfXLab was founded in 2016. Our core team is from Chinese Academy of Sciences. We dedicate to the research and development of…

Debugging a RISC-V processor requires integrated hardware and software tools

By: Siemens | Tessent Embedded Analytics | Author: Huw Geddes, Product Manager To debug a RISC-V processor that comprises tens or hundreds of cores and…

LIVE WEBINAR: Accelerating Compute-Bound Algorithms with Andes Custom Extensions (ACE) and Flex Logix Embedded FPGA Array

RISC-V have great adoption and momentum. One of the key benefits of RISC-V is the ability for SoC designers to extend its instruction sets to…

RISC-V – Part 2 : Ambitious Aims

In RISC-V Part 1 : Origins and Architecture we looked at the origins of the RISC-V ISA and had the briefest of overviews of the instruction set.…

RISC-V Summit China 2023 kicks off in Beijing

Enthusiasts of the open-source instruction set RISC-V have gathered at this venue in the Chinese capital. Just a few years ago, the community in China…

RISC-V Customization Gets A Standing Ovation

Processor vendors have always tried to create a large software ecosystem around their products, because it creates stickiness and it naturally “locks-in” large numbers of…

10xEngineers Logo
Cloud-V: Accelerating RISC-V Software Development with 10xEngineers

The momentum that RISC-V is seeing across the compute spectrum is undeniable. As we saw at the RISC-V Summit and Summit Europe, RISC-V based computing…

No recent posts listed
No recent posts listed
No recent posts listed
Arteris and SiFive Partner to Accelerate RISC-V SoC Design of Edge AI Applications

CAMPBELL, Calif. and SANTA CLARA, Calif., Feb. 27, 2023 (GLOBE NEWSWIRE) -- Arteris, Inc. (Nasdaq: AIP), a leading provider of system IP which accelerates system-on-chip…

Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification

ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification Read the full article.

Semiconductor India future design vision involves Design India RISC-V and ChipIn

Delivering the inaugural address, PM Narendra Modi said that semiconductors are playing a critical role in the world today in more ways than we can…

Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification

ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification. Read the full press…

Now is the Time to Pre-order the Revolutionary Risc-v Laptops – Don’t Miss Out on This Cutting Edge Technology!

The first RISC-V laptop, known as ROMA, is powered by an unnamed quad-core processor and comes with up to 16 GB of LPDDR4X memory and…

RISC-V With Linux 6.3 Lands Optimized String Functions Via Zbb Extension

The RISC-V architecture updates were merged this Saturday for the Linux 6.3 merge window. Read the full article.

Picocom looks to 6G with RISC-V

This year’s Mobile World Congress exhibition in Barcelona marks a key point for UK chip designer Picocom. The company, based in Bristol, UK and Shanghai,…

Imperas RISC-V verification for Ventana Micro

Ventana Micro Systems is using simulation and test and verification tools from Imperas Software in the UK for the RISC-V processors under development as IP…

Ventana Micro Selects Imperas Solutions for RISC-V Processor Verification

Imperas RISC-V reference models, simulator, tests, and verification IP are supporting Ventana Micro in delivering a performance-leading family of data center class CPU cores. Read…

Maven Silicon’s RISC-V Processor IP Verification Flow

RISC-V is a general-purpose license-free open Instruction Set Architecture with multiple extensions. It is an ISA separated into a small base integer ISA, usable as a…

Ventana Micro Selects Imperas Solutions for RISC-V Processor Verification

Imperas RISC-V reference models, simulator, tests, and verification IP are supporting Ventana Micro in delivering a performance-leading family of data center class CPU cores. Read…

MuseLab’s nanoCH32V003 Puts a 32-bit RISC-V Core on Your Breadboard for Just $1.50

The sub-10¢ microcontroller now has a $1.50 development board, though it's a bring-your-own-programmer design. Read the full article.