In this episode of Product of the Week, Robin Mitchell introduces the ESP32 C6 Dev Kit, a powerful single-board microcontroller platform featuring the latest ESP32 C6 SoC. This DevKit boasts…
December 4th, 2024 – Silicon Valley, CA – Tenstorrent and Ashling announce a major advancement in SoC development, targeting software bring up and removing debug bottlenecks to accelerate development cycles.…
Frontgrade Gaisler in Sweden has signed a deal with the European Space Agency (ESA) to build a 7nm rad hard chip for space systems using the RISC-V architecture. The EEE…
🚀 Discover how RISC-V is transforming technology across devices. With its open-source, customizable architecture, RISC-V boosts efficiency and enhances performance. 📱💻For smartphones, it delivers faster performance and longer battery life,…
Jmem Tek has also joined the AndeSentry security collaborative framework, which offers a range of security solutions for Andes RISC-V processors, designed to counter threats from both cyber-attacks and physical…
Blueshift Memory has introduced a new RISC-V processor reference design intended to tackle twin computing challenges: the Memory Wall, caused by slower memory access compared to processors, and the Energy…
BOS Semiconductors in Korea has developed the industry’s first RISC-V AI accelerator chiplet using IP from US startup Tenstorrent. The Eagle-N chiplet was jointly developed by the two companies with the Tenstorrent…
A leading IP company for high performance, AI-enabled, RISC-V processors, Semidynamics has announced that it has been selected by UPMEM as its core provider for its next generation of LPDDR5X…
Artificial intelligence is increasingly transforming industries, and adopting RISC-V as a flexible and scalable architecture plays a significant role in this shift. Ian Ferguson, senior director at SiFive, shared insights…
TWAIN's expanded charter to drive innovation of embedded technologies for IoT devices including 10 billion RISC-V cores that have been shipped into the market RALEIGH, N.C., Dec. 4, 2024 /PRNewswire-PRWeb/ -- The…
Going back to April 2024, SiFive announced the HiFive Premier P550 as an interesting RISC-V developer board to succeed their HiFive Unleashed that was a nice little RISC-V board. There were delays in shipping the…
A leading IP company for high performance, AI-enabled, RISC-V processors, Semidynamics has announced that it has been selected by UPMEM as its core provider for its next generation of LPDDR5X…
Artificial intelligence is increasingly transforming industries, and adopting RISC-V as a flexible and scalable architecture plays a significant role in this shift. Ian Ferguson, senior director at SiFive, shared insights…
Learn about the trends behind accelerating automotive compute in software-defined vehicles, autonomous driving, ADAS, and AI. Drew Barbier, Vice President of Product at MIPS, sits down with Vasanth Waran, a…
Semiconductor veterans secure $3.7M seed funding to launch a universal RISC-V processor that eliminates the need for specialized chips, enabling advanced AI at no additional cost in embedded systems by…
You may have heard of RISC-V -- usually pronounced 'risk-five' -- it's an instruction set architecture originally designed to support computer architecture research and education but which has evolved to…
Could you give us an overview of RISC-V's mission and why it's expanding so rapidly, with over 4,500 members across 70+ countries? RISC-V's rapid growth aligns with the increasing demand…
RISC-V is an open Instruction Set Architecture (ISA), where the ISA can be thought of as the contract between the software and hardware worlds. Since RISC-V was first released around a decade…
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Esperanto Technologies™, a leading developer of RISC-V chips and software for high-performance computing (HPC) and artificial intelligence (AI), today announced that they are cooperating with NEC Corporation…
Barcelona / Tokyo, 14 of November 2024 –Openchip, NEC and the Barcelona Supercomputing Center are studying collaboration to develop the new Openchip Vector Computing Accelerator for use in supercomputing data…
DeepComputing is excited to announce the launch of an exclusive early access program for the DC-ROMA RISC-V Mainboard, specifically designed for industry and business customers. This limited-edition initiative gives early…
Andes and Synopsys present a ‘software first’ design flow using virtual platforms/prototypes allows RISC-V developers to explore new hardware configuration options with application SW workloads and full OS support. Watch…
MIPS released its P8700 CPU based on the RISC-V computing architecture to target driver assistance and autonomous vehicle applications. The San Jose, California-based company, which focuses on developing efficient and configurable…
Formal For All! “Do I need a PhD to use formal verification?” “Can formal methods really scale?” “Is it too difficult to write formal properties that actually prove something?” “If…
What you’ll learn: The state of RISC-V, including new RISC-V announcements. A look at some good video presentations at the 2024 RISC-V Summit. RISC-V trends in 2025. I didn't make…
San Jose, CA — Oct. 22, 2024 — Andes Technology, a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, are proud to announce…
RISC-V is an industry standard instruction set architecture (ISA) born in UC Berkeley. RISC-V is the fifth iteration in the lineage of historic RISC processors. The core value of the…
Last week’s RISC-V Summit in Santa Clara, Calif., had an air of confidence that we have not seen at previous summits. There was much for this tight-knit community to shout…
In this roundup, we discuss several announcements from last week's summit pushing RISC-V adoption and processing power. Four companies, including Andes Technology, RISC-V International, Arteris, and Codasip, made significant announcements…
San Jose, CA — Oct 22, 2024 — DeepComputing, a pioneer in RISC-V innovation, today announced a strategic partnership with Andes Technology Corporation, a leading provider of high-efficiency, low-power 32/64-bit RISC-V processor cores. Together,…
It looks like the upcoming Linux 6.13 cycle will be adding RISC-V support for user-space pointer masking and tagged address ABI. RISC-V pointer masking can be used for implementing memory tagging akin…
Leading Japanese automotive supplier Denso is expanding its semiconductor business through a development license agreement for a Neural Processing Unit (NPU) AI core from Quadric in the US, adding its…
RISC-V firm Milk-V demonstrated that it can get AMD’s RX 7900 XTX graphics card to work on one of its RISC-V boards. The PC shown in the video uses Milk-V’s Megrez board,…
MUNICH, Germany, Oct 28, 2024 – Codasip has announced its new L730 core. Codasip L730 is a high-quality, high-performance embedded core that meets automotive safety and security needs enabling ISO/SAE 21434 and…
By: David Patterson I started my career at Hughes Aircraft in 1972 while working on my Ph.D. at the University of California, Los Angeles (UCLA). After designing airborne computers for…
Although Nvidia's GPUs rely on proprietary CUDA cores that feature their instruction set architecture and support for various data formats, these cores are controlled by custom cores that rely on…
In brief: Nvidia has been quietly using the RISC-V architecture to power numerous computing devices, and deploying a substantial number of cores to paying customers. In fact, the company is nearing…
The ratification of the RVA23 profile for RISC-V marks a monumental moment for the architecture, and anyone who's been following RISC-V knows that this isn't just a checkbox. RVA23 is…
RVA23 Profile, a major release for the RISC-V software ecosystem, has been ratified, and it’s expected to help accelerate widespread implementation among toolchains and operating systems. Before ratification, it underwent…
October 22, 2024 – Santa Clara, CA – Ashling and Embecosm are excited to announce their latest collaboration in delivering a comprehensive, optimized toolchain for Akeana’s range of high-performance RISC-V…
The world’s highest performance RISC-V development board unlocks new opportunities for software developers to create the next era of RISC-V applications Santa Clara, Calif. – Oct. 21, 2024 – SiFive,…
SEGGER has expanded the capabilities of its debugger and performance analyzer, Ozone by adding semihosting support for debugging RISC-V applications. This feature now enables RISC-V developers to use I/O to perform debugging…
Hello everyone! A month and a half ago, we wrote about the latest status of the RISC-V DynaRec (Dynamic Recompiler, which is the JIT backend of Box64) and shared the gratifying progress…
The open-source revolution is expanding beyond software into hardware design. New microcontrollers from Microchip Technology and Espressif incorporate processors based on RISC-V—an open-source instruction set architecture challenging Arm’s dominance in connected devices. RISC-V,…
It’s an exciting time to be involved in open source. Linux powers the world’s most critical devices, a story to which Red Hat has always been a champion. Today we…
LDRA has extended support for the RISC-V instruction set architecture (ISA) in its high assurance quality analysis and verification tool suite. The LDRA static analysis tools support emerging RISC-V implementations such as…
Nick Flaherty talks to Calista Redmond, CEO of RISC-V International, on how the European Chips Act is driving the open instruction set architecture forward. “The recent European summit showed the…
Lauterbach has extended their industry leading TRACE32® debug and trace tools to include support for Synopsys’ RISC-V instruction set based ARC-V™ processor IP, which includes full debug and trace, including…
Real time applications such as space or automotive where instant autonomous decision making is crucial require configurable standardized interrupt controllers. There are many well-known examples such as the Global Interrupt…
Those looking for PC management solutions like KVMs, particularly in the server space, may be interested to hear of Sipeed's new KVM expansion card, which just opened up for preorders…
The RISC-V Summit, North America will take place October 22-23, 2024 at the Santa Clara Convention Center in Santa Clara, California. According to RISC-V International, the organization supporting and defining the standards…
Speaker: Yungang Bao. Deputy Director, Institute of Computing Technology, Chinese Academy of Sciences. Chief Scientist, Beijing Institute of Open Source Chip. It is widely recognized that the open-source hardware ecosystem…
CORE-V-VERIF is an open-source project supported by the OpenHW Group. Its goal is to provide an open-source environment and work-flow that can be deployed onto any RISC-V processor core. Since…
By Wenbo Yin, Vice President of IC Design, TetraMem Inc. Introduction The rapid proliferation of artificial intelligence (AI) across a growing number of hardware applications has driven an unprecedented demand…
NX45 Becomes the Only RISC-V Core to Pass Rivos’ Rigorous Verification Process After Extensive Evaluation of Leading RISC-V Cores San Jose, CA – Sep. 11, 2024 — Rivos Inc., a RISC-V Premier…
By: Dr. Charlie Su, President and CTO, Andes Technology Corp. At Andes Technology, we are excited to share some of our latest advancements and insights into the growing role of RISC-V…
Today’s shorter product time to market makes silicon verification runway shorter. Tenstorrent is working on CPUs based on RISC-V architecture for many AI applications. Since this is an emerging processor…
Processors using the open standard RISC-V instruction set architecture (ISA) are becoming more and more common, with an estimated 30% of SoCs designed in 2023 containing at least one RISC-V…
Patrick Little, SiFive Chairman, President and CEO talks about how RISC-V is shaping the future of compute, how SiFive is gaining momentum from applications from embedded to the datacenter and…
RISC-V is the fast growing, open standard instruction set architecture (ISA) for processors of all types including CPUs and accelerators. These processors can be utilized for a wide variety of…
RISC-V inventor and SiFive Founder Krste Asanovic discusses why RISC-V is "built for" AI applications and how SiFive is working from the edge to the datacenter to bring AI solutions…
SiFive, a designer of chips based on the RISC-V computing platform, announced a series of new AI chips for high-performance AI workloads. The SiFive Intelligence XM Series is designed for…
The development of AI computing has reached a critical inflexion point. Large-language models (LLMs) have attracted tremendous attention recently and require huge computations for AI model training and inference. In…
VyperCore in Bristol is aiming to design and sell a 5nm chip and card for the server market to accelerate existing software. For this, VyperCore is ramping up recruitment of…
YouTuber bitluni's latest incredible build video uses a RISC-V microcontroller with an uncommon driving technique to create a modular magnetic LED matrix. The LED matrix is an off-the-shelf 8x8 module. Bitluni…
The rise of Artificial Intelligence (AI) and Machine Learning (ML) has rapidly impacted today's global economy, influencing everything from healthcare to autonomous systems. As of 2023, 55% of organizations used…
Santa Clara, Calif. – Sept. 18, 2024 – Today, SiFive, Inc. the gold standard for RISC-V computing, announced the SiFive Intelligence™ XM Series designed for accelerating high performance AI workloads. This is…
With RISC-V processor architectures gaining traction across diverse computing systems, ensuring their reliability through rigorous verification becomes more crucial than ever. We have embraced a robust co-simulation strategy for verifying…
Lauterbach's TRACE32® development tools now provide support for Renesas’s primary 32-bit RISC-V® general-purpose Microcontroller family, designed for cost-conscious and energy-efficient embedded applications. In addition to providing read and write access…
On this episode of Embedded Insiders, we’re joined by Calista Redmond, CEO of RISC-V International, and Andrea Gallo, VP of Technology, as they dive into the organization’s latest technical breakthroughs,…
By: Olof Kindgren "A new SERV version! How much smaller than the last one?" Hate to disappoint you all, but we have now reached the point where the award-winning SERV, the…
Calista Redmond, CEO of RISC-V International, joins Sanjay Gangal of EDACafe to discuss the growth of RISC-V, the community, and the upcoming RISC-V Summit North America taking place on Oct…
The rise of Artificial Intelligence (AI) and Machine Learning (ML) has rapidly impacted today's global economy, influencing everything from healthcare to autonomous systems. As of 2023, 55% of organizations used…
RISC-V is a powerful instruction set that is constantly evolving. One of the recent evolutions relates to code size reduction. Last year, the RISC-V Zc extensions were ratified. The team at Codasip…
Bulgarian open hardware specialist Olimex is gearing up to launch a RISC-V single-board computer that will cost around one dollar at retail — and while it's basic, it's enough to…
The rapid proliferation of artificial intelligence (AI) across a growing number of hardware applications has driven an unprecedented demand for specialized compute acceleration not met by conventional von Neumann architectures.…
Barcelona, Spain – September 9, 2024. Semidynamics, the European RISC-V custom core AI specialist, is on a major recruitment drive for a wide range of engineers from junior to senior at its Barcelona…
In this episode of Wine Down Friday, we are thrilled to welcome Calista Redmond, CEO of RISC-V International. Calista shares her journey from IBM to leading the charge at RISC-V,…
RISC-V, the open-standard ISA, has inspired a host of innovative designs in tablets, cameras, and laptops. In the past few years, RISC-V has transitioned from a project relegated to academia…
Joining the likes of PINE64, Geniatech, and Milk-V, Orange Pi announces a Raspberry Pi-like SBC built atop the StarFive JH7110. Single-board computer specialist Orange Pi has launched a new Raspberry…
The emergence of Artificial Intelligence (AI) and Machine Learning (ML) is one of the most significant computing trends in recent history. According to research, by 2027, spending on AI software…
Santa Clara, Calif. - September 2, 2024 — Today SiFive, Inc. announced that it has licensed its SiFive Automotive RISC-V IP cores to Arkmicro Technologies (Shenzhen), accelerating the adoption of RISC-V in automotive…
Developer Jesse Taube has become the first to successfully boot a minimal Linux distribution on the Raspberry Pi Pico 2's RP2350 microcontroller — taking advantage of the chip's new open…
The market is experiencing a major shift to the RISC-V ISA and MIPS is helping to fuel this transition with high performance RISC-V cores, including debug, trace and performance tools…
Andes Technology in Taiwan has confirmed details of its deal with Italian software provider Resiltech for Software Test Libraries (STL) for automotive-grade RISC-V processor IP. The partnership, signed in December,…
Pontedera, Italy and Hsinchu, Taiwan – Aug 29th, 2024 – Resiltech, a renowned provider of comprehensive security and safety solutions and services, and Andes Technology, a leading supplier of high-performance, low-power RISC-V processor…
Ian Ferguson from SiFive attended the RISC-V event in Hangzhou, China, in August 2024. Explore his insights on the event's impressive scale, vibrant atmosphere, and the practical "solve real problems"…
SEALSQ Testing its QS7001 RISC V Quantum-Resistant Platform I the Next Generation WISeSat Satellites; Prototype to Launch in November 2024 Geneva, Switzerland, Aug. 28, 2024 (GLOBE NEWSWIRE) -- The satellite,…
LONDON and SANTA CLARA, Calif., Aug. 28, 2024 /PRNewswire/ -- PQShield, a leading quantum-safe cryptography provider, and RISC-V processing pioneer SiFive have partnered to deliver post-quantum cryptography on SiFive's Essential and Performance high-performance processor families, protecting critical aerospace, consumer, defense,…
RISC-V specialist DeepComputing has unveiled a new portable computing gadget, powered by the SpacemIT K1 system-on-chip: the DC-ROMA RISC-V Pad II tablet computer. "DeepComputing is excited to announce the official…
Recently, one of the world’s three major RISC-V professional exhibitions, the largest annual RISC-V event – 2024 RISC-V China Summit was held in Hangzhou, Zhe Jiang Province, RISC-V China Summit…
Seeed Studio’s reCamera AI camera is a modular RISC-V smart camera system for edge AI applications based on SOPHGO SG2002 SoC. The camera is made up of three boards: the…
XiangShan is a RISC-V CPU project out of China, and now hosted on Github. This is a high-performance CPU design, instead of lower performance designs that we have seen from…
Hot Chips RISC-V champion Tenstorrent offered the closest look yet at its upcoming Blackhole AI accelerators at Hot Chips this week, which they claim can outperform an Nvidia A100 in raw…
If the growing number of new RISC-V announcements aren’t enough proof of the license-free protocol’s momentum, there is a mountain of analyst predictions, trend research, and market analysis that seems…
From the IoT edge to the depths of space, RISC-V enables groundbreaking innovations. Join us at the RISC-V Summit 2024, October 22–23, at the Santa Clara Convention Center to discover…
With the need for more robust, quantum-resilient security the company’s new platform represents a significant advancement in securing critical data and infrastructure against the threats posed by quantum computing. The…
DeepComputing is excited to announce the official launch of the DC-ROMA RISC-V Pad II, a groundbreaking product designed to empower the RISC-V community with an advanced mobile terminal experience. By leveraging…
Literally the day after writing the article about the Microchip PolarFire SoC Discovery Kit based on the company’s PolarFire SoC FPGA, Microchip gave me a preview of two closely related…
Wendell checks out the NanoKVM. It's so tiny! Check it out here: https://sipeed.com/nanokvm Watch the video.
The convergence of RISC-V architecture and generative AI is paving the way for revolutionary advancements in hardware security. These technologies promise to enhance the resilience of systems against an array…
Called P870-D, it is an update of the non-data centre P870, with support added for AMBA CHI protocol. “By harnessing a standard CHI bus,” said SiFive, “the P870-D enables SiFive’s…
SiFive has modified its high end RISC-V core for more scalability in datacentre AI chip designs. The P870-D datacentre RISC-V IP is a variant of the previous P870 so that it scales…
Read the full article.
With the support from A-list investors including Kleiner Perkins, Mayfield, and Fidelity the company has announced the formal availability of its expansive line of IP solutions that are customisable for…
Santa Clara, Calif., Aug. 14, 2024 – Today SiFive, Inc., the gold standard for RISC-V computing, announced its new SiFive PerformanceTM P870-D datacenter processor to meet customer requirements for highly parallelizable…
Akeana, the company trying to change semiconductor design, has raised over $100 million in funding in the past three years to design RISC-V processors. Now it’s launching products. Today’s launch…
Starting with the release of Raspberry Pi Model B in 2012, Raspberry Pi has a history of innovation with a strong focus on user experience. Their expansion port designs enable…
Akeana™, the company committed to driving dramatic change in semiconductor IP innovation and performance, has announced its official company launch approximately three years after its foundation, having raised over $100 million in…
Learn how designers benefit from the combination of TASKING's VX Toolset for RISC-V and Synopsys ARC-V™ IP, by gaining access to tools to develop safe, secure, and power-efficient SoCs for…
Academician Ni Guangnan of the Chinese Academy of Engineering has stated that the RISC-V architecture, due to its openness and flexibility, has become one of the most popular choices in…
The Raspberry Pi people have released a new microcontroller board the Raspberry Pi Pico 2. However the star of the show is the new microcontroller chip, the RP2350. It upgrades…
Raspberry Pi has stepped up its chip development with a quad core microcontroller with two ARM Cortex-M33 cores and two in-house RISC-V cores. The $5 Raspberry Pi Pico 2 board…
Raspberry Pi is one of the most recognisable brands of single board computers, created as an affordable way to promote the teaching of computer science to young people, to give…
Nirav & Hyelim sit down at Framework HQ SF to talk about all things RISC-V and DeepComputing. RISC-V Mainboard: https://frame.work/products/deep-comp... Read the blog post: https://frame.work/blog/introducing-a... Watch the full video.
Canonical has announced another new entry in its growing list of RISC-V platforms for which an official Ubuntu Linux image is available, launching an image for Microchip's new PIC64GX family…
The podcast interview explores the role of RISC-V in the automotive sector. It begins with a brief introduction to RISC-V, explaining it as an open standard instruction set architecture (ISA). The…
(Yicai) July 26 -- Central Chinese city of Wuhan has formed a new innovation hub for RISC-V, an open-source instruction set architecture used to design chips. The hub will commit…
Hoehenkirchen, Germany—July 25, 2024 — Lauterbach’s TRACE32® development tools now support Microchip’s 64-bit RISC-V® PIC64GX microprocessor family for power-efficient embedded-compute platforms. TRACE32® tools support includes simultaneous debugging of the RISC-V…
July-23rd , 2024, Limerick, Ireland. Embedded tools developer Ashling is pleased to partner with Microchip Technology, supporting the new and innovative PIC64GX RISC-V based multicore MPUs with our RiscFree™ C/C++…
Imagination Technologies (“Imagination”) today announced a new investment by funds managed by affiliates of Fortress Investment Group LLC (“Fortress”). Under the terms of the agreement, Fortress has provided Imagination with a…
CHANDLER, Ariz., JULY 9, 2024 — The world has changed dramatically in the two decades since the debut of what was then considered a trail-blazing space-grade processor used in NASA missions…
July-8 th, 2024, Kochi, India. Embedded tools developer Ashling is pleased to partner with C-DAC, supporting their VEGA RISC-V based multi-core microprocessor family with our RiscFree™ C/C++ SDK and Opella-XD…
In today’s landscape of generative AI, IoT, and more, the demand for advanced RISC-V core IP is rapidly escalating. As technology becomes increasingly software-driven, the industry has shifted from developing…
In the world of processor development, flexibility is becoming a distinct advantage. As an open-standard instruction set architecture (ISA), the fifth iteration of reduced instruction set computing (RISC-V) embodies this…
Axelera AI Raises $68 Million Series B Funding to Accelerate Next-Generation Artificial Intelligence
Silicon Valley, CA and Eindhoven, NL – June 27, 2024 – Axelera AI, the leading provider of purpose-built AI hardware acceleration technology for generative AI and computer vision inference, today announced…
Munich, Germany — The European tech landscape is witnessing a notable evolution with the growing embrace of RISC-V, the open-source instruction set architecture. During the recent RISC-V Summit Europe, leading…
AI start-up Tenstorrent has announced the commercial release of its Wormhole processors, built to power AI accelerators to compete with Nvidia. Wormhole will power the new Wormhole n150 and n300…
RISC-V ISA is almost 15-year old and RISC-V hardware has been popping up regularly for a while. Until recently it was difficult to find a board with RISC-V Vector support, in particular…
Eggtronic in Italy has added reprogrammable flash memory to its EPIC RISC-V mixed-signal power controller. The Eggtronic RISC-V EPIC 2.0 Flash series provides more flexibility through the design process, while…
As I sat on the plane in Boston it’s fair to say that I was curious about what DAC 2024 would bring. The previous year was much better than I…
The open-source RISC-V instruction set continues to make inroads across the electronics industry. Electronic Design’s and Microwaves & RF’s Bill Wong offer his take on the current status and future…
Microchip has launched its first 64bit microprocessor line, starting with a multicore RISC-V cluster for its PIC64GX family. The PIC64 GX1000 uses the existing RISC-V four core cluster with a…
A decade ago, an idea was born in a laboratory at the University of California at Berkeley to create a lingua franca for computer chips, a set of instructions that…
The RISC-V ecosystem has witnessed significant global investment, particularly from China, which is increasingly positioning itself as a pivotal player in the open-source semiconductor manufacturing landscape. In an exclusive interview…
2024 ANDES RISC-V CON Silicon Valley DEEP DIVE INTO AUTOMOTIVE / AI / APPLICATION PROCESSORS AND SECURITY TRENDS Recently, RISC-V, with its open, streamlined, and scalable configuration, has become the…
2024 ANDES RISC-V CON Silicon Valley DEEP DIVE INTO AUTOMOTIVE / AI / APPLICATION PROCESSORS AND SECURITY TRENDS Recently, RISC-V, with its open, streamlined, and scalable configuration, has become the…
SEALSQ Corp ("SEALSQ" or "Company") (NASDAQ: LAES), a leader in developing and selling semiconductors, PKI, and post-quantum technology hardware and software products, announces the breakthrough adoption and future potential of…
CHANDLER, Ariz., July 9, 2024 — Real-time, compute intensive applications such as smart embedded vision and Machine Learning (ML) are pushing the boundaries of embedded processing requirements, demanding more power-efficiency, hardware-level security…
CHANDLER, Ariz., JULY 9, 2024 — The world has changed dramatically in the two decades since the debut of what was then considered a trail-blazing space-grade processor used in NASA…
With the ability to shift computing resources as needed, Microchip’s new 64-bit, RISC-V processors bring needed flexibility to embedded edge devices. Microchip has announced two new multi-core 64-bit MPUs operating…
RISC-V is clearly gaining momentum across many applications. That was quite clear at #61DAC as well. Breker Verification Systems solves challenges across the functional verification process for large, complex semiconductors.…
Microchip is qualifying an eight core fault tolerant RISC-V processor for AI in space applications. The radiation tolerant PIC64-HSPC octal core 1.2GHz switch provides 26K DMIPS and is built on…
Microchip has launched its first 64bit microprocessor line, starting with a multicore RISC-V cluster for its PIC64GX family. The PIC64 GX1000 uses the existing RISC-V four core cluster with a…
Munich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a senior scientist at ETH Zürich…
European startup Vybium is developing am AI accelerator chip using the open RISC-V instruction set architecture to take on the Nvidia A100 GPU in the data centre. Vybium is a…
In this course, our Founder and CEO, Mr. P R Sivakumar, explains the layered architecture of RISC-V open ISA and how we chip designers design various chips like simple embedded…
At this year’s Design Automation Conference (DAC), I was told that the committee had received some 1,500 technical paper and presentation submissions, and a 34% increase in research paper submissions,…
Milk-V , a developer of RISC-V-related hardware, has announced the Milk-V Jupiter, a Mini-ITX motherboard equipped with a RISC-V processor. Milk-V Jupiter | RISC-V PC for Everyone https://milkv.io/jupiter RISC-V is…
This weekend we ended up working a lot on two RISC-V designs in a push to get the final PCBs out the door. First up is the CH32v203 QT Py.…
Germany was buzzing this week. No, not because of the Euros. Munich also hosted the 2024 edition of the RISC-V Summit Europe, and Codethink was in town! RISC-V Summit Europe…
RAID RISC-V NAS built using a Banana Pi BPI-F3 single board computer and a JMB582 PCIe to SATA adapter. Watch the video.
This week, the 2024 edition of RISC-V Summit Europe took place in lovely Munich, Germany. Those of us who attended last year’s edition in Barcelona might not have expected the…
At every point in the design process, RISC-V developers can make use of the advancements presented at RISC-V Summit Europe. It’s been a big week for open-source processors as the…
Munich, Germany. SiFive, Inc. announced an innovative design of its SiFive Essential product family at the RISC-V Summit Europe 2024. With over a decade of development, the Essential IP has demonstrated…
Axiomise’s Nicky Khodadad and Ashish Darbari discuss simulation and the need for formal verification and RISC-V, including why simulation-based verification is inadequate to find all the bugs in a design…
SiFive is seeing growing adoption, with more than two billion SiFive RISC-V-based chips already in the market. SiFive, Inc. the gold standard for RISC-V computing, unveiled a major upgrade of…
RISC-V is an emerging choice for semiconductor companies to create highly differentiated products for a wide range of end applications. Both established players and start-up companies are investing heavily and…
Semidynamics Tensor Unit efficiency data for its “All-In-One” AI IP, which uses a LlaMA-2 7B-parameter Large Language Model (LLM), has been made public. Roger Espasa, Semidynamics’ CEO, explained, “The traditional…
Combining IP from two RISC-V leaders with an independently developed NPU brings advanced AI acceleration and rich user interfaces to ESWIN Computing’s EIC77 Series SoCs. June 25, 2024 -- Today,…
SiFive announced the 4th generation of RISC-V CPU cores for embedded applications at RISC-V Summit Europe 2024 today. There are eight cores, three of which are 32bit while the other…
Watch the first of our roundups from DAC 2024, taking place this week at the Moscone Center in San Francisco, where we talk about the EDA, tools and support for…
Spanish RISC-V IP developer Semidynamics has benchmarked the performance of its Tensor Unit running a LlaMA-2 7B-parameter Large Language Model (LLM) on an ‘all in one’ RISC-V AI IP core.…
SAN DIEGO, June 25, 2024 /PRNewswire/ -- X-Silicon is demonstrating the 1st Vulkan™ Software Rendering Platform capability running on the RISC-V Architecture. This opens up a new segment of low-power…
SiFive is seeing growing adoption, with more than two billion SiFive RISC-V based chips already in the market Munich, Germany, June 25, 2024 – Today SiFive, Inc. the gold standard for…
Spanish RISC-V IP developer Semidynamics has benchmarked the performance of its Tensor Unit running a LlaMA-2 7B-parameter Large Language Model (LLM) on an ‘all in one’ RISC-V AI IP core…
June-24 2024, RISC-V European Summit, Munich, Germany. Embedded tools developer Ashling today announced support for the Renesas R9AG021 RISC-V MCUs from Renesas in Ashling’s RiscFree software development kit (SDK) and…
MUNICH, Germany – June 24, 2024 – RISC-V International, the global open standards organization, announced that Andrea Gallo has joined as the organization’s new vice president of Technology. Gallo heads…
Industry Veteran Brings Software and Hardware Experience to Role Guiding all RISC-V Technical Activities MUNICH, Germany – June 24, 2024 – RISC-V International, the global open standards organization, announced that Andrea Gallo…
Veyron Solution — World’s Highest Performance Data RISC-V Processor and Platform — Will Be Showcased Throughout Event CUPERTINO, Calif. – June 24, 2024 – Ventana Micro Systems Inc., provider of…
RISC-V is an open standard instruction set architecture that has potential to be widely used as an alternative to existing ARM and x86 solutions. For the software developers it's beneficial…
Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
Industry-leading RISC-V solutions and live demonstrations of CPU IP are all on display at Booth #8. Discover the latest advancements from Andes’ presentations and posters! Munich, Germany – June 21,…
SAN JOSE, Calif., June 20, 2024 (GLOBE NEWSWIRE) -- Breker Verification Systems, whose product portfolio solves challenges across the functional and system verification process for large, complex semiconductors, today unwrapped its…
As RISC-V gains traction as an open-source alternative to Arm, several companies have announced partnerships and research to bolster the ISA. Forecasts show that AI will continue to fuel RISC-V…
Welcome to the Ultimate Guide to RISC-V Architecture. In this course, our Founder and CEO, Mr. P R Sivakumar, explains the layered architecture of RISC-V open ISA and how we…
Synopsys has expanded its ARC processor portfolio to include a family of RISC-V processors. This was originally reported on SemiWiki last October. There is also a recent in-depth article on the make-up…
Sipeed has announced a new entry in its Lichee RISC-V family, this time putting its high-performance Lichee 4A RISC-V system-on-module into a full-size laptop chassis: the Lichee Book 4A. "Lichee…
The IAR safety-certified C-STAT tool is now available in the Functional Safety editions of IAR Embedded Workbench for RISC-V, ARM, and Renesas RL78 architectures. The latest IAR Embedded Workbench for…
Today, RISC-V pioneer DeepComputing announced that their first RISC-V Mainboard, compatible with the Framework Laptop 13, is about to be released. Sporting a RISC-V StarFive JH7110 SoC, this groundbreaking Mainboard was…
Alexander Conklin, Head of Hardware Engineering, Rain AI The compute intensive demands of AI workloads have given rise to a new era in accelerator design. In this talk we’ll take…
RISC-V Banana Pi BPI-F3 development board review and specifications, including demonstrations running Bianbu OS from SpaceMIT (who also developed the K1 RISC-V SoC on which this SBC is based). Watch…
DeepComputing partners with Canonical to unveil a huge boost to the DC-ROMA RISC-V Laptop family The DC-ROMA RISC-V Laptop II is the world’s first RISC-V laptop pre-installed and powered by…
Florian "Flo" Wohlrab, CEO of OpenHW Group, leads a Canadian-based nonprofit that operates globally, focusing on open-source hardware. The organization specializes in creating industrial-grade, fully open-source RISC-V cores that are…
Hoehenkirchen, Germany - June 13, 2024 - Under the headline "RISC-V Debugging made Easy", Lauterbach, the leading supplier of RISC-V debug and trace tools, will demonstrate at the RISC-V Summit…
DeepComputing partners with Canonical to unveil a huge boost to the DC-ROMA RISC-V Laptop family The DC-ROMA RISC-V Laptop II is the world’s first RISC-V laptop pre-installed and powered by…
LONDON, June 13, 2024 (GLOBE NEWSWIRE) -- Axiomise, a company noted for enabling formal verification adoption, is headed to the RISC-V Summit Europe to demonstrate formalISA, its automated formal RISC-V…
Munich, Germany, June 4, 2024 – Codasip, the leader in RISC-V Custom Compute, has introduced a new low-power embedded processor core, and the next generation of processor design automation toolset…
ANDES had their RISC-V Con in Silicon Valley on June 11th. No worries if you weren't able to make it, watch the full conference to learn more! Watch the full…
CAMPBELL, Calif. – June 11, 2024 – Arteris, Inc. (Nasdaq: AIP), a leading provider of system IP which accelerates system-on-chip (SoC) creation, today announced that Esperanto Technologies™, a leading developer…
This panel will discuss the state of standardized cryptographic instruction set extensions for RISC-V processors. Lightweight instructions for scalar CPUs, high-performance instructions for vector CPUs, an entropy source interface, and…
Mouser now stocks the R9A02G021 low-power MCUs from Renesas Electronics. Empowering engineers with a multipurpose platform for creating power-efficient, cost-effective applications using an open-source ISA, the R9A02G021 is the company's…
Earlier this year Chinese chip maker SpacemiT announced plans to launch several new products powered by the company’s RISC-V processors, including the SpacemiT Muse Book laptop, Muse Box mini PC,…
Andes Technology Announces the Annual ANDES RISC-V CON on June 11th at the DoubleTree San Jose Hotel
San Jose, CA — Jun 6, 2024 — Andes Technology (TWSE: 6533), the leading vendor in high-efficiency, low-power 32/64-bit RISC-V processor cores and a Founding Premier member of RISC-V International,…
Soham shares his knowledge about RISC-V at the MumbaiFOSS 2024 Conference! Watch the full video here.
Embeetle was founded by three engineers with unique insights into embedded software IDEs. The Embeetle team is committed to building a healthy MCU ecosystem, offering convenience to manufacturers and developers.…
BENGALURU, India, June 3, 2024 /PRNewswire/ -- Calligo Technologies Pvt Ltd, a pioneering tech firm based in Bengaluru, India, proudly announces the world's first 8-core Posit-enabled RISC-V CPU – TUNGA, in…
San Francisco, CA , June 03, 2024 (GLOBE NEWSWIRE) -- Rain AI Licenses Andes AX45MPV and Taps Andes Custom Computing BU to Accelerate Its Launch of Groundbreaking Compute-In-Memory (CIM) Generative…
Andes Technology, a supplier of 32/64-bit RISC-V processor cores, has unveiled the QiLai SoC and the Voyager development board to help accelerate the development and porting of large RISC-V applications.…
May 30, 2024 – Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International,…
If you’re interested in building your very own 256-Core RISC-V supercomputer, you might find this project video intriguing. It details the ambitious method of creating a 256-core RISC-V supercomputer using…
The 1.0 RISC-V Vector Specification is now Ratified, and the first pieces of silicon using the new spec are starting to hit the shelves. I go over the utility of…
RT-Thread IoT OS is thrilled to unveil the agenda for the highly anticipated 2024 RT-Thread Global Tech Conference (RGTC). This year’s event promises to be a remarkable gathering of industry…
GCT Semiconductor has developed the first multi-mode LTE chipset for the 450MHz spectrum, using two RISC-V cores. The GDM7243SL developed by GCT is the world’s first highly integrated multi-mode LTE…
Canonical has been releasing Ubuntu RISC-V images for SBCs and QEMU at least since 2021. The latest addition is an Ubuntu 24.04 Server image for the Mars credit-card-size SBC powered…
May 28th, 2024 – Canonical announced that the optimised Ubuntu 24.04 image is available for Milk-V Mars, the first credit-card-sized high-performance RISC-V Single Board Computer (SBC) delivered by Shenzhen MilkV Technology Co., Ltd.…
RISC-V technology is revolutionizing the microchip industry, challenging established giants and paving the way for transformative changes. By the end of 2022, the industry had already embraced over 10 billion…
RISC-V – never heard of it? The open-source processor architecture is relatively new, but already making big waves as the ISA for all sorts of applications. In this talk media.ccc.de…
Dive into the world of RISC-V processors with Loren Hobbs, VP of Product and Business Development at Bluespec, an Achronix partner. This detailed presentation will equip you with essential knowledge…
Highlights: – Andes Technology and Arteris partnership aims to support the growing adoption of RISC-V SoCs by mutual customers. – Focus is on high-performance/low-power RISC-V-based designs across a wide range…
AI and automotive applications will help the RISC-V open-standard instruction set architecture (ISA) take nearly 25 percent of the processor market by 2030, according to Omdia. The market analyst predicts…
The global RISC-V ecosystem is growing rapidly, particularly in the U.S. and China, and consists of nearly four thousand members. This provides a wide choice of technology partners and ensures…
RISC-V chips are set to become a global powerhouse in the 2020s, with a market share of almost 25% by 2030, according to research by Omdia. The forecast outpaces even RISC-V…
May 14, 2024 —Andes, HiRain, and HPMicro jointly announced that the three parties will cooperate to combine the AndesCoreTM RISC-V processor series, the HPMicro HPM6200 full line of products, and the HiRain…
LONDON, May 16, 2024 /PRNewswire/ -- RISC-V processors will account for almost a quarter of the global market by 2030, according to new research by Omdia. The open-standard instruction set architecture (ISA) is predicted to experience…
DUBLIN--(BUSINESS WIRE)--The "Global and China Automotive RISC-V Chip Industry Research Report, 2024" report has been added to ResearchAndMarkets.com's offering. The automotive industry is witnessing a significant shift towards the adoption of RISC-V chips, as…
MOUNTAIN VIEW, Calif., May 15, 2024 – Esperanto Technologies™, the leading developer of high-performance, energy-efficient artificial intelligence (AI) and high-performance computing (HPC) solutions based on the RISC-V instruction set, today announced…
Scaleway by way of their Scaleway Labs group recently launched the Elastic Metal RV1 (EM-RV1) as the world's first RISC-V servers available in the cloud. These RISC-V cloud servers are…
AGL’s latest UCB release advances SDV development and takes a software-first approach with support for AWS Graviton and Toyota Embedded Flutter Automotive Grade Linux (AGL), a collaborative cross-industry effort developing an…
GOTHENBURG, Sweden--(BUSINESS WIRE)--Under a contract with the European Space Agency (ESA), Frontgrade Gaisler is designing a new RISC-V processor tailored to meet the requirements of microcontrollers for the space industry.…
MerlinTPS is to use a RISC-V processor core from Bluespec for satellite navigation augmentation and backup technology. The deal marks the start of the next phase of MerlinTPS’ next-generation platform…
The new RISC-V-based SoC is the first microprocessor owned, designed, and marketed entirely from India to the open market. While semiconductor technology is a matter of national security for almost…
SAN FRANCISCO, May 9, 2024 /PRNewswire/ -- Automotive Grade Linux (AGL), a collaborative cross-industry effort developing an open source platform for all Software-Defined Vehicles (SDVs), has announced the latest code release of the AGL…
RISC-V technology is beginning its inroads into automotive electrical/electronic (EE) architecture design. Four major trends are driving this evolution: the surge in electric vehicles (EVs), advances in self-driving technology, the emergence…
SAN DIEGO, May 1, 2024 /PRNewswire/ -- X-Silicon Inc (XSI), a San Diego-based startup, announced today their new NanoTile open-standard low-power "C-GPU" architecture that infuses GPU acceleration into a RISC-V Vector CPU Core with tightly…
Microchip Technology has launched a radiation tolerant version of its PolarFire FPGA with a RISC-V processor sub-system that can run the Linux operating system. The Microchip RT PolarFire system-on-chip (SoC)…
RISC-V “is changing the way people build every single computer,” says Mark Himelstein, the former CTO at RISC-V International. He joins us to explain the significance of the RISC-V ISA,…
RISC-V has been an industry buzzword over the last few years, making waves with a range of wacky devices and chips from all sorts of manufacturers. This often-hyped technology has sometimes…
Welcome to another episode of the Electropages podcast. Today, host Robin Mitchell is joined by Charlie Hauck, CEO of Bluespec Inc, to explore the latest developments in RISC-V technology and…
TASKING has introduced the new compiler toolset VX-Toolset for RISC-V. The industry's first ISO 26262 and ISO/SAE 21434 compliant compiler enables the development of automotive embedded software that fulfills stringent…
Understanding the intricacies of software timing behaviour is crucial, especially in safety-critical systems and systems with real-time requirements. While analysing timing on single-core processor architecture might seem straightforward, the landscape…
SYSGO released its support for RISC-V via its embedded Linux ELinOS version 7.2. The platform fully supports Microchip's PolarFire SoC Icicle. The ratification also sees fixes for the 2038 bug…
RISC-V has emerged as a groundbreaking force in the semiconductor industry, fundamentally changing the CPU design and manufacturing landscape. By providing an open standard instruction set architecture (ISA), RISC-V has…
An international collaboration between BSC and Instituto ELDORADO will enable Brazil to develop open-source RISC-V technologies to accelerate research and development in the areas of semiconductors and supercomputing. The primary goal of this project…
Embedded World 2024 proved that the industry is becoming more competitive as rapid innovations emerge across a number of different sectors and elements of the product solution stack. With engineering…
RISC-V International has succeeded in ratifying 40 new technical specifications relating to the RISC-V instruction set architecture (ISA) over the course of the last 2 years. This means that engineers…
In recent years, India's semiconductor industry has witnessed remarkable growth and innovation, fueled by a combination of several innovations, strategic partnerships, and technological advancements. At the heart of this revolution…
RISC-V’s popularity stems from its open-source framework, enabling customization, scalability, and mitigating vendor lock-in. Supported by a robust community, its cost-effectiveness and global adoption make it attractive for hardware innovation…
RISC-V, an open standard instruction set architecture (ISA), is rapidly shaping the future of high-performance computing, edge computing, and artificial intelligence. The RISC-V customizable and scalable ISA enables a new…
All entries are judged using a 15-point rubric, that assesses design excellence, relative performance, and market impact/disruption. Judging is managed by the ECD Content Team. Read the full article.
Calista Redmond, the CEO of RISC-V International, spoke at Embedded World 2024, highlighting the growth and global presence of RISC-V. With over 2300 members in 70 countries, RISC-V is experiencing…
TASKING has introduced the industry’s first ISO 26262 and ISO/SAE 21434 compliant compiler toolset, designated VX-Toolset for RISC-V. The compiler facilitates the development of automotive embedded software that meets stringent…
Following up on our previous reporting on the changes at UK-based Imagination Technologies, the company announced a new RISC-V applications processor IP, the Imagination APXM-6200 CPU, at the 2024 Embedded World conference.…
HiFive Premier P550 is the highest performance RISC-V development board on the market, offering developers unmatched flexibility and performance Nuremberg, Germany – April 9, 2024 – Today at Embedded World, SiFive,…
Imagination Technologies today unveils the next product in the Catapult CPU IP range, the Imagination APXM-6200 CPU: a RISC-V application processor with compelling performance density, seamless security and the artificial intelligence capabilities needed to…
Uppsala, Sweden, April 8, 2024 - IAR, the leader in software solutions and services for embedded development, has joined forces with Nuclei System Technology and MachineWare to accelerate innovation in…
LONDON--(BUSINESS WIRE)--Imagination Technologies today unveils the next product in the Catapult CPU IP range, the Imagination APXM-6200 CPU: a RISC-V application processor with compelling performance density, seamless security and the…
NAME is a talk presented by Markku-Juhani O. Saarinen at RWC 2024. This was the first talk in a session on post-quantum implementations, chaired by Thomas Prest. Watch the full…
RISC-V annual update, covering developments in RISC-V hardware and software including RISE, Quintaris, and AI accelerators. Watch the full video.
Semidynamics has announced an all-in-one unified IP solution that combines RISC-V, vector, tensor and its own Gazzillion technology to enable implementation of AI workloads using just one instruction set and…
Ahead of Embedded World next week, RISC-V International has highlighted 40 technical specifications it has ratified in the past two years covering the key areas of efficiency, vector and virtualization.…
ZURICH – April 4, 2024 – RISC-V International, the global standards organization, today announced that 40 new technical specifications have been ratified in the past two years, adding to an extensive list of…
SAN JOSE, CA – April 04, 2024 – MIPS, a leading developer of efficient and configurable IP compute cores, today announced that it has expanded its collaboration with Synopsys, Inc. to accelerate ecosystem enablement…
YuzukiHD’s Eight-Core Avaota-A1 Includes a 2 TOPS NPU, RISC-V “Remote CPU,” and Connectivity Aplenty
Embedded hardware specialist YuzukiHD is preparing to launch a single-board computer built around the Allwinner T/A527 system-on-chip (SoC) and boating a RISC-V "remote CPU" and two tera-operations per second (TOPS)…
Axiomise formal verification is about making formal verification normal by deploying consulting and services on customer projects, leveraged by Axiomise training and formalISA for RISC-V. The Axiomise team explains why…
This session will focus on a demonstration using the RISC-V specification incorporated into a Sinfonia project. Sinfonia utilizes it’s ingested knowledge of RISC-V and the enriched understanding from the LLM…
Signaloid C0-microSD is an FPGA development board based on the popular iCE40 FPGA from Lattice Semiconductor in a microSD form factor. You can use it to prototype your designs on a…
Uppsala, Sweden, March 27, 2024 - IAR, the leader in software solutions and services for embedded development, is proud to announce enhancements to its premier development environment to support the…
A hot potato: Many PCIe 5.0 SSDs currently on sale provide extremely high transfer rates compared to previous generations, however they all appear to require an often-cumbersome cooling solution to avoid…
A demo of Yingren Technology's YRS820 PCIe 5.0 SSD controller – built entirely on the RISC-V architecture – showed it reading at 14GB/sec and writing at 12GB/sec, without any active…
Since October 2020, Renesas has been officially active in the RISC-V microcontroller space and successfully launched two ASSP products, for motor control and voice-driven HMI systems. Now a general-purpose MCU…
"I redesigned my mini game to use the new CH32X035 chip. It supports full speed USB mass storage now, got an LDR for new features and runs an interpreter that…
SANTA CLARA, Calif. & FRAMINGHAM, Mass.--(BUSINESS WIRE)--Achronix Semiconductor Corporation, a leader in high-performance FPGAs and embedded FPGA (eFPGA) IP, and Bluespec, Inc., an industry leader in RISC-V tools and silicon…
TOKYO, Japan ― Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, today announced the industry’s first general-purpose 32-bit RISC-V-based microcontrollers (MCUs) built with an internally developed CPU core.…
Dan is joined by Matt Gutierrez. Matt joined Synopsys in 2000 and is currently Sr. Director of Marketing for Processor & Security IP and Tools. His current responsibilities include the…
On September 13, 2021, Andes Technology Corporation successfully issued its GDR (Global Depositary Receipt) public offering on the Luxembourg Stock Exchange. At the time it made Andes the only international public RISC-V…
Efinix in California has launched a line of FPGA devices with 32bit RISC-V cores specifically for the automotive industry. The Titanium Ti375 is automotive qualified and with the Efinix Efinity tool…
SANTA CLARA, Calif., March 13, 2024 /PRNewswire/ --Tenstorrent and MosChip Technologies announced today that they are partnering on design for Tenstorrent's cutting-edge RISC-V solutions. In selecting MosChip Technologies, Tenstorrent stands to strongly…
SAN JOSE, Calif.--(BUSINESS WIRE)--MIPS, a leading developer of efficient and configurable compute cores, today announced the company’s global expansion with the launch of a new R&D center in Austin, TX,…
SHANGHAI--(BUSINESS WIRE)--VeriSilicon (688521.SH) today announced the successful integration of its Display Processor IP DC8200 into StarFive’s JH-7110 RISC-V mass production SoC. With high performance, low power consumption and high security…
A novel AI-acceleration paper presents a method to optimize sparse matrix multiplication for machine learning models, particularly focusing on structured sparsity. Structured sparsity involves a predefined pattern of zero values in the…
Watch the full video.
DUBLIN, March 14, 2024 /PRNewswire/ -- The "Automotive RISC-V Chip Industry Research Report, 2024" report has been added to ResearchAndMarkets.com's offering. Read the full release.
SHANGHAI--(BUSINESS WIRE)--VeriSilicon (688521.SH) today announced the integration of its Image Signal Processor (ISP) IP ISP8000, DeWarp Processor IP DW200, and 2.5D Graphics Processor Unit (GPU) IP GCNanoV into Canaan’s K230…
SANTA CLARA, Calif., March 13, 2024 /PRNewswire/ --Tenstorrent and MosChip Technologies announced today that they are partnering on design for Tenstorrent's cutting-edge RISC-V solutions. In selecting MosChip Technologies, Tenstorrent stands to strongly…
Munich, Germany, 13 March 2024 –Codasip, the leader in RISC-V Custom Compute, will demonstrate CHERI memory protection and HW/SW co-optimization at next month’s embedded world 2024 in Nuremberg, Germany. The…
Congratulations on your selection as a 2024 HPCwire Person to Watch. As a longtime electronics industry executive and the former president of the member-driven OpenPOWER organization, could you tell us…
【Mar. 12, 2024 -Hsinchu, Taiwan】Andes Technology (TWSE: 6533), since the first agreement signed with National Chiao Tung University in 2010, has actively keeping engaged in industry-academia collaboration. Collaborating with universities…
RISC stands for reduced instruction set computer, and V points to its fifth release in 2015. RISC-V is the new processor architecture to watch out for. Arm-based processors, which stayed among…
Grenoble, France – March 8, 2023 – As security is increasingly the central issue of any SoC (System on Chip) development, for example taking into account initiatives like the Cyber Resilience…
Are you ready to step inside one of the premier conferences in the electronics industry? SNUG Silicon Valley 2024 will be back at the Santa Clara Convention Center in March,…
The next supercomputing chip for Europe’s homegrown Exascale supercomputer will come next year, according to an updated product roadmap. The 2025-bound Rhea-2 chip will succeed the Rhea-1 chip, the ARM-based…
Paul Schell, Industry Analyst at ABI Research, discusses the growing start-up and legacy chipset vendor activity around RISC-V processors addressing AI workloads at the edge and highlights how this trend…
Karel Masarik is the founder of Codasip and since January 2024 also a member of the board of RISC-V International. Recently, EY named Karel Masarik the regional Entrepreneur of the year…
The need for more flexible and scalable processor architectures in the semiconductor industry continues to rise, contributing to the steady growth in the adoption of RISC-V. Originally developed at the…
Introduction to RISC-V RISC-V (pronounced as risk five) is an open standard Instruction Set Architecture (ISA) based on Reduced Instruction Set Computing (RISC) computer architecture. Unlike proprietary ISAs, RISC-V is…
This video demonstrates high performance and asynchronous clocking using HAPS®-100 and HAPS ProtoCompiler software. The design uses a RISC-V Rocket System integrated highspeed DDR 4, and Synopsys DW PCIE Gen…
Semidynamics has released its new tool called ‘Configurator’ that puts the power of Semidynamics’ full customisation of a RISC-V processor core in the hands of the customer. The Configurator uses…
In this installment of SBT's C-Suite Spotlight, President Justin Kinsey has a conversation with CEO of RISC-V International, Calista Redmond. Calista's early career was focused on creating startups, which gave…
SHANGHAI--(BUSINESS WIRE)--VeriSilicon (688521.SH) today announced that HPMicro’s HPM6800 series, a new generation digital dashboard display and human-machine interface system application platform has adopted VeriSilicon’s high-performance 2.5D Graphics Processor Unit (GPU)…
Imsys in Sweden has developed a RISC-V processor core and is part of a project to develop an AI accelerator in space. Imsys points to a general EU strategy to…
Paris, France - Thursday, February 29, 2024 - Scaleway, the European cloud provider, is proud to launch a range of RISC-V servers, marking once again its commitment to innovation and its…
The technology community – both innovators and implementers – is at a critical juncture in 2024. Global market pressures are starting to ease, but persistent geopolitical threats are hindering progress.…
Aachen, Germany and Hsinchu, Taiwan, February 27th 2024 MachineWare GmbH and Andes Technology (TWSE:6533), a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International…
Japan’s Leading-edge Semiconductor Technology Center, or LSTC, was established in late 2022 and is tasked with advancing the country’s research and innovation in areas such as nanotechnology, chip manufacturing, semiconductor…
SiFive is helping lead the RISC-V revolution in automotive, Android, and AI. Senior VP Jack Kang joins the Moore’s Lobby podcast to provide his insights on the success of SiFive…
SANTA CLARA, Calif., Feb. 27, 2024 /PRNewswire/ -- Tenstorrent is pleased to announce a multi-tiered partnership deal with Japan's Leading-edge Semiconductor Technology Center (LSTC), which selected Tenstorrent's world-class RISC-V and Chiplet IP for its…
Feb 23, 2023 SILICON VALLEY, CA, USA. Ashling and MIPS announced today that Ashling’s RiscFree SDK is now available with full support for MIPS RISC-V ISA based CPUs including the…
Feb 22, 2024 — RISC-V IP vendor Andes Technology and edge computing chip provider MetaSilicon jointly announced that the MetaSilicon MAT Series is the world’s first automotive-grade CMOS image sensor series using…
Feb 22, 2024 — RISC-V IP vendor Andes Technology and edge computing chip provider MetaSilicon jointly announced that the MetaSilicon MAT Series is the world’s first automotive-grade CMOS image sensor series using…
Dr Tadej Murovič of Codasip discussed how RISC V and Codasip are revolutionizing the future of processor design. Watch the full video.
Platima Tinkers on YouTube reviewed the BeagleV-Fire. Watch the full video.
Axiomise pioneered the adoption of formal verification in the semiconductor industry since 2017. Led by visionary CEO, Dr. Ashish Darbari, who has 63 patents in formal verification, and Neil Dunlop an…
Andy Moore, Senior Marketing Manager of RISC-V International discussed how RISC-V is shaping the future of compute at State of Open Con 2024. Watch the full video.
LONDON, Feb. 14, 2024 /PRNewswire/ -- Reduced Instruction Set Computing (RISC)-V processor architectures are starting to address edge Artificial Intelligence (AI) workloads, and this trend is set to continue throughout…
Red Hat has always been an advocate of growth at the intersection of open source and computing solutions–which is exactly where RISC-V can be found. RISC-V is one of those…
Speaker: Samuel Chiang , Andes Deputy Director Of Marketing Abstract: In this unique webinar, we take a look at the overview of the latest AndesCore™ RISC-V processor IP lineup. The…
Cryptographic hash functions play a critical role in computer security providing a one-way transformation of sensitive data. Many information-security applications benefit from using hash functions, specifically digital signatures, message authentication codes, and…
IP collaborations helped propel RISC-V-based innovation in Europe last year, targeting processing speeds that meet the growing performance requirements of artificial intelligence and machine learning applications. The ability of RISC-V…
The EU-funded MEEP project introduced a large-scale field programmable gate array (FPGA) system involving a complete collection of hardware intellectual properties (IPs) and software components. These were seamlessly integrated into…
Most of Banana Pi’s single-board computers are powered by ARM-based processors. But the upcoming Banana Pi BPI-F3 has a RISC-V processor instead. The company says the SpacemiT RISC-V K1 processor selected for this board…
Zurich, 17 January 2024 – Klepsydra AI, a leading provider of artificial intelligence (AI) software solutions, and Frontgrade Gaisler, a world leader in embedded computer systems for harsh environments, have announced…
January-30, 2024, Limerick, Ireland. Embedded tools developer Ashling today announced support for the L31 low-power RISC-V processor core from Codasip in Ashling’s RiscFree software development kit (SDK) and Opella-XD Debug…
Munich, Germany, 1 February 2024 – Codasip®, the leader in RISC-V Custom Compute, announced today that it has achieved certification for the functional safety standard ISO 26262 as well as…
Processor Akurra, modifies the standard RISC-V architecture and instruction set to support their memory allocation technology. VyperCore, a UK-based startup located in Bristol, has achieved a significant milestone in the…
SAN JOSE, Calif., Jan. 30, 2024 /PRNewswire/ -- RISC-V is a free, open RISC instruction set architecture (ISA) that is currently gaining popularity due to its high performance, flexibility, and cost-efficiency. RISC-V advantages are…
RISC-V is revolutionising edge computing and fundamentally reshaping the broader computing landscape by promoting innovation, collaboration, and democratisation. RISC-V, an open-source instruction set architecture (ISA), is emerging as a significant…
By Mark Himelstein , CTO, RISC-V International Mark Himelstein What are the top five trends for the RISC-V open standard ISA in 2024? This year has been a great one…
Dutch chip startup Innatera has launched the Spiking Neural Processor T1 to target the edge AI sensor market. Read the full article.
RISC-V is revolutionising edge computing and fundamentally reshaping the broader computing landscape by promoting innovation, collaboration, and democratisation. RISC-V, an open-source instruction set architecture (ISA), is emerging as a significant…
EDA is transforming from a staid but strategic sector into a hot investment market, fueled by strong earnings and growth, a clamoring for leading-edge and increasingly customized designs across new…
With Linus Torvalds back to work, merged to mainline on Wednesday were the RISC-V architecture updates for the in-development Linux 6.8 kernel cycle. One of the features for RISC-V with Linux 6.8 is…
The last time we spoke with Sandi Habinc, General Manager, and Jan Andersson, Director of Engineering at Frontgrade Gaisler, we were discussing the TRISAT-R CubeSat and Gaisler’s use of RISC-V’s open standard instruction set…
Sent in last week were all of the media driver updates for Linux 6.8. Arguably most notable is the introduction of the StarFive Camera Subsystem driver as a new image…
VyperCore in the UK has passed a major development milestone in the development of a new chip architecture starting with RISC-V. Bristol-based VyperCore is developing an architecture to embed functions…
RISC-V processors are quickly becoming mainstream. The open standard means freedom for many developers, but success depends on the development of a support ecosystem around RISC-V. Industry collaboration is making…
Watch the full video.
When faced with an FPGA, some people might use it to visualize the Mandelbrot set. Others might use it to make CPUs. But what happens if you combine the two?…
SAN RAMON, CA, 94582 -- January 17, 2024 -- YorChip, Inc. announces its first Chiplet for Edge AI applications with IP licensed from Semidynamics, the leader in RISC-V IP based in…
Understanding program behavior in complex systems is not easy. Understanding the behavior of complete systems is even more challenging. Get non-intrusive, full-speed and system-level visibility with E-Trace. Processor trace gives…
A Norwegian chip startup is aiming to eliminate the need for batteries in trillions of devices across the Internet of Things (IoT) Kjetil Meisal, CEO of ONiO talks to Nick…
RISC-V, an open-source instruction set architecture (ISA), has been making waves in the world of computer architecture. “RISC-V” stands for Reduced Instruction Set Computing (RISC) and the “V” represents the…
Sameer Wasson is passionate about RISC-V architecture and recently became CEO of MIPS to show the world how important an architecture it is. He uses words like “freedom” when talking…
SEGGER is excited to announce the new Embedded Studio - V8.10. This cutting-edge, multi-platform IDE now also supports multiple architectures with a single setup. The same software can be used to build…
DFRobot has launched a new FireBeetle 2, swapping out the original design's Espressif ESP32-S3 chip for the RISC-V-based ESP32-C6 — which brings with it support for Wi-Fi 6 (IEEE 802.11ax)…
The new CPU features the company’s first out-of-order architecture for higher instruction throughput, better performance, and faster processing speeds. Read the full article.
The BeagleBoard family of modules is built around a dual 46-pin BeagleBone cape header. The BeagleV-Fire is the latest platform. In the demo, a BeagleBone cape with interfaces is used…
The China Academy of Sciences has reported on a chiplet-based architecture of “Big Chip” as a means of exploring the challenges and options for scaling processor performance. The research team…
Hsinchu, Taiwan, Jan. 08, 2024 (GLOBE NEWSWIRE) -- Andes Technology (TWSE: 6533), a leading supplier of 32/64-bit, high-performance and low-power RISC-V processor cores and a Founding Premier member of the…
SAN JOSE, Calif., January 8, 2024 (Newswire.com) - The SHD Group, a leading trade analyst and business development firm, today announced the release of a free version of the 2024 RISC-V…
Hsinchu, Taiwan, Jan. 04, 2024 (GLOBE NEWSWIRE) -- Andes Technology, a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today proudly…
WCH has launched some interesting RISC-V microcontrollers in the last year or so, including the “10 cents” CH32V003 RISC-V microcontroller with 2KB SRAM and 16KB flash or the CH32V307with more resources (up to…
MUNICH--(BUSINESS WIRE)--Semiconductor industry players Robert Bosch GmbH, Infineon Technologies AG, Nordic Semiconductor ASA, NXP® Semiconductors, and Qualcomm Technologies, Inc., have formally established Quintauris GmbH. Headquartered in Munich, Germany, the company…
Antmicro’s work with CHIPS Alliance’s Caliptra Root of Trust project, led by Google, AMD, NVIDIA, and Microsoft focuses around providing automated testing and verification infrastructure including code quality checks, code indexing, coverage and…
Synopsys ARC-V Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Watch Now.
Qualcomm and four other significant semiconductor firms have officially joined forces to establish Quintauris, a company focused on developing "next-generation hardware" based on the RISC-V open-standard architecture (via Business Wire). The…
RISC-V-based processors have been making inroads into a wide range of applications, from tiny microcontrollers to data center processors. However, RISC-V hasn't been used for many consumer or gaming devices (except,…
In 1991, when Linus Torvalds created Linux, an open-source operating system, it threatened Microsoft’s business as Linux was an alternative to one of its core products-Windows. The open-source nature of…
As a regular attendee of the RISC-V Summit US, I’ve come to appreciate the unique blend of cutting-edge technology discussions and the sunny California weather. Indeed, a welcome departure for…
One of the goals of the recent RISC-V Summit was to demonstrate that the RISC-V movement is real – major programs by large organizations committing to development around the RISC-V…
A decade-old standard for designing semiconductors called RISC-V is gaining traction as technology companies look at making their own high-performance and specialized chips for artificial intelligence and mobile devices. Read…
MIPS today is RISC-V. Unique to MIPS is that it has figured out a recipe, protecting the strengths of MIPS ISA while leveraging RISC-V to extend and differentiate their cores.…
Embedded hardware specialist Sipeed has unveiled a new carrier for its high-performance Lichee Module 4A (LM4A) RISC-V system-on-module (SOM), and this one's a little unusual: it's the company's answer to…
The Barcelona Supercomputing Center – Centro Nacional de Supercomputación (BSC-CNS) presented the new Sargantana chip, the third generation of open source processors designed entirely at the BSC. The development of…
Overview RISC-V is revolutionizing the semiconductor world with its promise of freedom to innovate and enable specialization, fueling the golden age of semiconductors. The world craves smarter, more specialized devices.…
Oxford United Kingdom, Dec. 12, 2023 (GLOBE NEWSWIRE) -- Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Andes Technology Corporation, a leading supplier of high efficiency, low-power…
The 2024 RISC-V Summit is already in the planning stages, but if you missed attending the 2023 version, then you're in luck. The keynote and technical session videos are available. I was…
Dan is joined by Jack Kang of SiFive. As a member of the founding team at SiFive, Jack oversees the Business Development, Customer Experience, and Corporate Marketing groups. He is responsible…
RISC-V is a fast growing CPU architecture. This talk will give you an overview on what is driving the RISC-V eco-system. We will look into RISC-V profiles and extensions and…
Renesas has announced one of the first independently developed 32-bit RISC-V CPUs. Renesas, long a major player in the industrial MCU and CPU universe, has announced the release of a…
Check out our video recap to see how we plan on keeping the momentum going. We look forward to bringing you exciting updates, collaborations, and info on where you can…
One of the largest vendors of embedded processors has independently developed a CPU core for the 32-bit general-purpose RISC-V market; it can be used as the main CPU or on-chip…
Founded in 2016 and based in Barcelona, Spain, Semidynamics™ is the only provider of fully customizable RISC-V processor IP. The company delivers high bandwidth, high performance cores with vector units…
The increasing popularity of the RISC-V ISA within the semiconductor industry is a boon for innovation. It provides designers with unprecedented flexibility and will slowly but steadily challenge and transform…
Canonical is delighted to announce it is now a member of the RISC-V Software Ecosystem (RISE) to contribute to commercial readiness of open source software for RISC-V. Canonical’s commitment to RISE…
If the recent RISC-V Summit proved one thing it’s that open-source hardware design, and particularly the RISC-V instruction set architecture (ISA) has entered the mainstream. It is a design methodology…
Many have waited years to hear someone like Prahlad Venkatapuram, Senior Director of Engineering at Meta, say what came out this week at the RISC-V Summit: “We’ve identified that RISC-V…
TOKYO, Japan ― Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, announced today that it has designed and tested a 32-bit CPU core based on the open-standard RISC-V…
Uppsala, Sweden; November 28, 2023 – IAR, the world leader in software and services for embedded development, has launched an innovative tool to transform how companies and decision-makers evaluate development tool…
Another RISC-V Summit is behind us. It was a very well-attended event with many exciting talks and companies highlighting their products at the exhibition. One of the main themes was, once again,…
The semiconductor industry has seen RISC-V go from hype to reality, leading us to where we are today. At a time when RISC-V is being used in many vertical markets,…
A little over two years ago an enthusiast managed to make AMD's Radeon RX 6700 XT work on a RISC-V development board under Linux, which was not a particularly easy task.…
In recent years, the RISC-V architecture has gained significant traction amongst a wide variety of chipmakers. It may be less than a decade since the first RISC-V workshops were held,…
As the RISC-V Summit 2023 comes to a close this week, many organizations have announced new innovations and initiatives in the RISC-V community to make the architecture more accessible to new designers. Compared to other…
The AI & automotive industry are both undergoing a major transformation. AI is being used to improve safety, efficiency, and comfort in vehicles, and it is also being used to…
Equipped with RISC-V's powerful Vector ISA and automated customer extension framework, Andes solutions have been adopted in over a dozen innovated datacenter AI/ML accelerators such as Meta’s MTIA first generation…
The human race is entering an era in which digital technology is profoundly transforming every aspect of human life. Digital transformation refers to the use of digital technologies to revolutionize…
In the ever-evolving landscape of RISC-V ISA, binary translation emerges as a critical enabler for its continuous evolution and innovation, effectively managing the potential fragmentation that accompanies the introduction of…
RISC-V has stood on par with x86 and ARM, establishing itself as one of the three leading global instruction sets for the coming several decades, making it the preferred choice…
RISC-V adoption has accelerated across domains, from embedded to enterprise, from automotive to HPC. RISC-V has grown faster than any other architecture in history with both technical and business advantages.…
Hsinchu, Taiwan, Nov. 13, 2023 (GLOBE NEWSWIRE) -- Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V…
With a groundbreaking open-source architecture, RISC-V is paving the way for a new era of computing technology. In this article, we’ll delve into RISC-V’s evolution, its underlying principles and technical…
This blog post reviews the RTOS developed by SYSGO GmbH, PikeOS, and the process for building and integrating an embedded system with PikeOS and Microchip's PolarFire® SoC FPGAs. Read the full article.
As semiconductor industry leaders, Bosch, Infineon, Nordic Semiconductor, NXP, and Qualcomm collaborate to drive the acceleration of automotive RISC-V semiconductors, join us for an insightful webinar on how you too…
In a release, Calista Redmond, CEO of RISC-V International, said, “The biggest takeaway for the RISC-V community this year is that we’re going to see RISC-V everywhere. More and more…
The RISC-V open standard instruction set architecture (ISA) has made significant strides since its introduction in August 2014. According to RISC-V International, it has already been incorporated into more than one billion…
It’s been a banner day here at the Santa Clara Convention Center for the RISC-V Summit. We’ve been treated to many amazing and optimistic keynotes, including one from Prahlad Venkatapuram,…
The age of full-fledged RISC-V data center CPUs is nearly upon us, as Ventana's 192-core Veryon V2 is coming in 2024 (via ServeTheHome). Ventana, founded in 2018, claims the Veryon V2…
SANTA CLARA, Calif.--(BUSINESS WIRE)--Today, at the RISC-V Summit, the OpenHW Group announced the multi-member CORE-V CVA6 Platform project. The platform is an open-source FPGA-based software development and testing environment for RISC-V processors designed…
This year’s annual RISC-V Summit taking place this week in Santa Clara seemed to have a definite buzz around it. What’s apparent is if you were wondering if the architecture…
ARC and Arm are both companies that design and license microprocessor (CPU) architectures. ARC processors are known for their customizability and low power consumption, making ARC an ideal choice for…
Here are the nominees for Best in Show at the 2023 RISC-V Summit North America. Read the full article.
The RISC-V open standard instruction set architecture (ISA) has come a long way since it was introduced in August 2014, and according to RISC-V International, the architecture has already been…
CUPERTINO, Calif. / LONDON – November 7, 2023 – Ventana Micro Systems Inc. and Imagination Technologies today announced a partnership to deliver best-in-class RISC-V SoCs solutions that give customers control over their heterogeneous SoC…
CUPERTINO, Calif. – November 7, 2023 – Ventana Micro Systems Inc. today announced the second generation of its Veyron family of RISC-V processors. The new Veyron V2 is the highest performance RISC-V…
SUNNYVALE, Calif., November 7, 2023 /PRNewswire/ – Synopsys, Inc. (Nasdaq: SNPS) today announced it has extended its ARC® Processor IP portfolio to include new RISC-V ARC-V™ Processor IP, enabling customers to choose from a broad range…
SANTA CLARA, CALIF., November 7, 2023 – Today, at the RISC-V Summit, the OpenHW Group announced the multi-member CORE-V CVA6 Platform project. The platform is an open-source FPGA-based software development and testing environment…
BeagleBoard.org Makes FPGA and RISC-V Accessible with New BeagleV-Fire Single Board Computer at $150
BeagleBoard.org, a pioneer in open-source single-board computers (SBCs), is excited to unveil the BeagleV®-Fire, a revolutionary SBC powered by the Microchip’s PolarFire® MPFS025T FCVG484E 5x core RISC-V System on Chip…
November-7, 2023, RISC-V Summit, Santa Clara, Silicon Valley, California, USA Ashling today announced support for the Synopsys ARC-V RISC-V ISA compliant Processor family. Ashling, as a long-term Synopsys partner for…
Imagination Technologies in the UK has launched a line of high-performance GPU IP with support for DirectX for cloud-based streaming gaming systems The IMG DXD includes a hardware-based implementation of DirectX…
RISC-V originated in academia as a summer project and later turned into a global phenomenon driving a new era of innovation in the semiconductor industry. Today, RISC-V is in more than…
RISC-V Summit, Santa Clara, California — November 7, 2023 -- Semiconductor intellectual property provider CAST today announced that ultra-low-power Wi-Fi chipset developer Ubilite, Inc. has licensed a RISC-V IP core for…
Hsinchu, Taiwan and Stuttgart, Germany – Nov. 6, 2023 – Andes Technology, the renowned supplier of high-efficiency, low-power 32/64-bit RISC-V processors and a Founding Premier member of RISC-V International, and Vector,…
What is RISC-V? CTO Mark Himelstein Explains Its Role in Computer Science – The Electropages Podcast
In this very special episode of the Electropages podcast, host Robin Mitchell gets a chance to talk with Mark Himelstein, Chief Technology Officer of RISC-V International, to explore the ground-breaking…
In a recent release, Imperas Software, a RISC-V simulation solutions company, announced that it has teamed up with Tenstorrent, an AI computing company, to make available a model of the Tenstorrent…
Imperas Software has introduced the latest product updates as a general release to all customers and users. These product updates include the latest models of RISC-V processors, ImperasDV processor verification…
Düsseldorf, 30 October, 2023 – Hyperion Core Joins RISC-V International as a Strategic Member Hyperion Core, the company that brings affordable AI processing to the end-users, has joined RISC-V International, the…
Nov 6th, 2023, RISC-V Summit, Santa Clara, Silicon Valley, California, USA At this year’s RISC-V Summit, we'll showcase our latest tools & solutions for RISC-V, including the following: Our new TraceLLM AI-driven,…
An increasingly digitalized world requires exploring new ways to add intelligence into everything around us. As RISC-V is redefining computing through a collaborative and inclusive ecosystem that provides value for…
Santa Clara, Calif., November 1, 2023 – Today, Sophgo announced that the company has licensed several SiFive RISC-V high performance processor cores, the SiFive Performance P670 and SiFive Intelligence X280 to develop RISC-V AI computing…
Oxford, United Kingdom, November 1, 2023 — Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced the latest product updates as a general release to all customers and…
Oxford, United Kingdom, November 1, 2023 — Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced the latest product updates as a general release to all customers and…
RISC-V is here! So is RISC-V Summit North America 2023, which takes place November 6th-8th in Santa Clara, CA. One of our primary goals for the event this year is to showcase…
RISC-V is growing rapidly in adoption and attention and leading up to the RISC-V Summit, taking place in Santa Clara November 7 and 8, Codasip has introduced its 700 family of…
Munich, Germany, 31 October 2023 – Codasip, the leader in RISC-V Custom Compute, today announced the first commercial implementation of CHERI, the advanced security mechanism the semiconductor industry needs. Capability…
Dan is joined by Calista Redmond, CEO of RISC-V International. Prior to RISC-V International, Calista held a variety of roles at IBM, including vice president of IBM Z Ecosystem where…
Microchip is packing up in Chandler, Arizona and will start its trip to the RISC-V Summit in Santa Clara, California, November 7th and 8th, 2023, and November 6 being Member Day. Microchip will be…
Oxford, United Kingdom, October 30, 2023 — Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Tenstorrent, a next-generation computing company that builds computers for AI, has collaborated with…
S2C announced that the Beijing Institute of Open Source Chip (BOSC) adopted its Prodigy S7-19P Logic System, a VU19P-based FPGA prototyping solution, in the development of the “XiangShan” RISC-V processor.…
Earlier this month, Qualcomm announced it was working with Google on a RISC-V Wear OS chip. The Android team today provided an update on RISC-V adoption, including an initial timeline and emulator support.…
Düsseldorf, 30 October, 2023 – Hyperion Core Joins RISC-V International as a Strategic Member Hyperion Core, the company that brings affordable AI processing to the end-users, has joined RISC-V International, the…
In December of 2022, Google announced at the RISC-V Summit that they were accepting Android patches for RISC-V. On the Google Open Source Blog, Lars Bergstrom & Greg Simon give…
Join us for the next Technology Update featuring informative, technical talks on open source hardware collaborative development. Hosted by Google in Sunnyvale, California, the event includes speakers from Google, Antmicro,…
RISC-V is an open-source instruction set architecture that can be used to develop custom processors. It's challenging not just Intel and AMD but Arm as well. Here are the top…
The ESD Alliance hosted an engrossing evening in the early days of RISC-V featuring two of its authors. At the time, RISC-V was a fledgling concept and it’s doubtful anyone…
October-17, 2023, Chennai, India and Limerick, Ireland. Fabless processor core IP provider InCore Semiconductors and embedded tools developer Ashling today announced support for the Azurite family of RISC-V processor cores…
CHANDLER, Ariz., October 25, 2023, RISC-V Summit — Designers who create systems for the complex Intelligent Edge need flexible, high-performance hardware and system-software combinations that easily handle demanding workloads while meeting…
RISC-V is inevitable - it became the mantra of RISC-V, and it's true. But before we see why that is, let’s step back and discuss what RISC-V is and why…
SemiDynamics in Spain has developed a RISC-V Tensor Unit for AI chip design based on its fully customisable 64bit cores. The RISC-V Tensor unit is integrated into the cache sub-system,…
Barcelona, Spain – 24 October, 2023. Semidynamics has just announced a RISC-V Tensor Unit that is designed for ultra-fast AI solutions and is based on its fully customisable 64-bit cores. State-of-the-art…
Introducing the highly flexible 700 family for unlimited innovation Munich, Germany, 17 October 2023 – Codasip, the leader in RISC-V Custom Compute, announced today a new highly configurable family of…
The security chip (at the middle of the bottom) is built in flip-chip technology on an auxiliary board and plugged into a standard socket on the main board. The main…
When discussing computer hardware, x86, and ARM are household names when discussing microprocessor architecture. They've been around for decades and are still going strong, powering the newest and most powerful CPUs from…
Hsinchu, Taiwan – Oct. 17, 2023 – Andes Technology, the renowned supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and a Founding Premier member of RISC-V International, proudly announces the release…
Highlights: Qualcomm and Google are extending their collaboration on wearables by developing a RISC-V Snapdragon Wear™ platform that will power next-generation Wear OS solutions. Work has begun and will continue,…
Qualcomm and Google announced that they had agreed to expand their partnership to development of a Snapdragon Wear platform based on the RISC-V instruction set architecture (ISA) designed for next-generation…
In the ever-evolving landscape of computer architecture, RISC-V stands out as an open-source instruction set architecture that offers flexibility and adaptability. To facilitate learning and exploration of RISC-V assembly language,…
Munich, Germany -- October 17, 2023 – Codasip®, the leader in RISC-V Custom Compute, announced today a new highly configurable family of RISC-V baseline processors for unlimited innovation. The family, called…
Today, technology innovators must have new ways to create differentiated products. How are they supposed to meet the demand for more computational performance when semiconductor scaling laws are showing their limits?…
SiFive has released two new processors, one to target machine learning applications, and one to target general-purpose HPC. The RISC-V movement is one of the hottest things in the computing…
SiFive, a RISC-V processor design firm, unveiled two new chip designs aimed at bringing a high-performance computing solution to various industries. The announcement of the SiFive Performance P870 and SiFive…
Santa Clara, Calif., Oct. 11, 2023 –SiFive, Inc., the pioneer and leader of RISC-V computing today announced two new products designed to address new requirements for high performance compute. The SiFive…
Two relatively new players in the CPU world, Semidynamics and Signature IP, have announced multi-core RISC-V and CHI interconnect IP for compute-intensive applications like AI/ML. As some experts predict the…
Scottsdale, AZ (Oct. 9, 2023) -- Embedded Computing Design (ECD), the leading global media source covering IoT, AI/ML, Security, Power, and Industrial applications, today announced its innovative content opportunities for the…
In the ever-evolving landscape of computer architecture, RISC-V has emerged as an open-source instruction set architecture (ISA), gaining popularity for its simplicity, flexibility, and scalability. One intriguing development in this space…
Researchers at the Swiss public university ETH Zurich have developed Trikarenos, a RISC-V-based microcontroller designed to operate reliably in harsh environments like space. Trikarenos can withstand radiation-induced single event upsets…
The latest Linux kernel patches for enabling the Milk-V Pioneer board have been posted, which is that interesting 64-core RISC-V micro-ATX board with two PCIe x16 slots and more. The…
RISC-V's open source instruction set has attracted a lot of attention over the past few years and not just here on Earth - a team at ETH Zurich in Switzerland…
If you are interested in learning more about how a mini PC can be used for video editing. You might be interested in a new demonstration of the video editing…
The world of computer architecture is constantly evolving, with new innovations reshaping the way we interact with technology. In recent years, one of the most exciting developments has been the…
Semidynamics in Spain has teamed up with SignatureIP in the US to combine multi-core RISC-V IP with CHI interconnect for the development of the latest chiplet AI chips. SignatureIP’s Coherent…
AI chip manufacturing firm, Tenstorrent, has announced a collaboration with Samsung Foundry to develop next-gen cutting-edge chiplets based on its RISC-V architecture. Samsung's Foundry Division Receives a Boost With Tenstorrent Deal For…
SANTA CLARA, CA – Oct. 2, 2023 Tenstorrent, a company that sells AI processors and licenses AI and RISC-V IP, announced today that it selected Samsung Foundry to bring Tenstorrent’s next…
Barcelona, Spain – 3 October, 2023 -- There is an ever-increasing demand for more powerful chip designs for advanced applications, such as AI and ML, that require many cores on one chip. To…
Kdenlive video editing on a Lichee Pi 4A single board computer. Sipeed made it work! This is also the 500th ExplainingComputers video and a celebration thereof. Watch the full video.…
At Codethink we have an increasing interest in the RISC-V architecture, and have, in past years, written several articles related to it, on subjects ranging from fixing a RISC-V kernel space…
CAST BA51 and BA53 IP core customers can now use Ashling’s RiscFree™ SDK to develop and debug systems that use these RISC-V processors Woodcliff Lake, New Jersey and Limerick, Ireland — September…
In this roundup, we review the ways RISC-V is making its mark in the computing world—from small-scale gaming projects to large-scale corporate initiatives. While the royalty-free RISC-V instruction set architecture…
OTTAWA, Canada – September 20, 2023 - OpenHW Group, a global consortium driven by its members and contributors, is pleased to announce the appointment of Florian ‘Flo’ Wohlrab as its new…
In the world of system-on-chip (SoC) devices, architects encounter many options when configuring the processor subsystem. Choices range from single processor cores to clusters to multiple core clusters that are…
TL-Verilog has the promise to help humans and LLMs collaborate effectively and safely on digital circuits. But first, we need to teach LLMs TL-Verilog. I explore the ability of today's…
Nordic Semiconductor today announces that its nRF54H20 multiprotocol System-on-Chip (SoC)—the first in the nRF54H Series—has proven its world-leading processing efficiency, along with superior processing performance. This underscores the revolutionary potential…
SAN JOSE, CA / ACCESSWIRE / September 19, 2023 / The SHD Group, a leading strategic marketing and business development firm, today announced its plans to create a detailed market research…
SAN JOSE, CA / ACCESSWIRE / September 19, 2023 / The SHD Group, a leading strategic marketing and business development firm, today announced its plans to create a detailed market research…
In this video, we translate a C program to RISC-V assembly to demonstrate how pointers are declared and referenced. We also use base instructions to set memory locations. Watch the…
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Esperanto Technologies™, the leading developer of high-performance, energy-efficient artificial intelligence (AI) and high-performance computing (HPC) solutions based on the RISC-V instruction set, today announced the industry’s first…
MOUNTAIN VIEW, Calif., September 12, 2023 – Esperanto Technologies™, the leading developer of high-performance, energy-efficient artificial intelligence (AI) and high-performance computing (HPC) solutions based on the RISC-V instruction set, today announced…
Bluespec’s accelerate-HLS leverages RISC-V to simplify and speed the development of HLS applications
Bluespec has announced its new Accelerate-HLS tool supports Siemens’ Catapult™ software for high-level synthesis and Bluespec RISC-V cores with coherent physical memory. Bluespec, Inc. unveiled its new Accelerate-HLS tool that…
Bluespec’s Accelerate-HLS Leverages RISC-V to Simplify and Speed the Development of HLS Applications
FRAMINGHAM, Mass.--(BUSINESS WIRE)--Bluespec, Inc. unveiled its new Accelerate-HLS tool that simplifies and speeds the development of hardware using High-Level Synthesis (HLS) by offloading complex functionality that RISC-V processors can more effectively implement. Memory…
At some point, software developers or processor developers need to check and debug their code. They can do this at different levels, for example looking at waves or parsing printouts,…
Andes Announces General Availability of the New AndesCore™ RISC-V Multicore Vector Processor AX45MPV
Hsinchu, Taiwan – Sep. 7, 2023 – Andes Technology, a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today proudly announces general availability of the…
As you may have read, we recently announced our commitment to accelerate the availability of the RISC-V open-standard ecosystem and platform by signing on as founding members of a new…
Codasip has announced its collaboration with Siemens to offer the Tessent Enhanced Trace Encoder solution with its customizable RISC-V codes. Codasip®, the leader in RISC-V Custom Compute, now offers the…
Andes Announces General Availability of the New AndesCore™ RISC-V Multicore Vector Processor AX45MPV
Hsinchu, Taiwan – Sep. 7, 2023 – Andes Technology, a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today proudly announces general availability of the…
RISC-V is an open source instruction set architecture, which allows people to build and customize computer processors for a wide range of needs. It's been praised for driving technological innovation…
Munich, Germany, 5 September 2023 – Codasip®, the leader in RISC-V Custom Compute, now offers the Tessent™ Enhanced Trace Encoder solution from the Tessent Embedded Analytics product line at Siemens…
San Jose, August 29, 2023 - Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of…
SiFive has just given a presentation at Hot Chips 2023 introducing the new high-performance P870 RISC-V core and its automotive equivalent the P870-A core, plus discussing RISC-V in general, its…
Sipeed has unveiled three new hardware platforms based on the LM4A RISC-V system-on-module found in their LicheePi 4A SBC, namely the Lichee Cluster 4A cluster for native RISC-V compilation, the Lichee Pad 4A 10.1-inch tablet running Android…
Nuclei System Technology, a leading RISC-V CPU IP vendor in China, announced that NA900 has been certified to be compliant to ASIL D requirements of ISO 26262 standards for both systematic…
This versatile single-board computer (SBC) is powered by a 64-bit RISC-V-based processor, which supports both Linux Debian and Yocto operating systems. Tinker V packs features rich connectivity into a compact…
RISC-V have great adoption and momentum. One of the key benefits of RISC-V is the ability for SoC designers to extend its instruction sets to accelerate specific algorithms. Andes’ ACE (Andes…
In RISC-V Part 1 : Origins and Architecture we looked at the origins of the RISC-V ISA and had the briefest of overviews of the instruction set. In this post, we’re going…
Enthusiasts of the open-source instruction set RISC-V have gathered at this venue in the Chinese capital. Just a few years ago, the community in China was considered small. But these…
Processor vendors have always tried to create a large software ecosystem around their products, because it creates stickiness and it naturally “locks-in” large numbers of customers who have invested in…
August 22, 2023 -- Shenzhen MilkV Technology Co., Ltd (Milk-V) unveiled the world’s first RISC-V open-source 10-gigabit Ethernet switch - the Milk-V Vega. The core control chip utilizes the FSL1030M network…
Available for order the OpenHW CORE-V MCU DevKit includes an open-source printed circuit board (PCB) which integrates OpenHW’s CORE-V MCU and various peripherals, a software development kit (SDK) with a…
BANGALORE, India, Aug. 22, 2023 /PRNewswire/ -- Valtrix, a provider of design verification products for creating accurate CPU and system-on-chip implementations, is set to participate in the upcoming RISC-V Summit at the Shangri-La…
RISC-V specialist Milk-V has announced yet another new product built atop the free and open source instruction set architecture, but unlike its previous single-board computer (SBC) designs this one's a…
As RISC-V continues to develop, so does the plethora of products around the open source processor. Unlike the Raspberry Pi which uses proprietary ARM processors, the new Lichee Pi 4A uses open source RISC-V…
The latest version of Box64, a popular x86_64 emulator for Linux running on architectures like ARM/AArch64 and RISC-V, introduces significant performance improvements, making possible gaming on RISC-V-based platforms such as the Vision Five 2 board, reports Phoronix. Read the full article.
Ottowa, Ontario. OpenHW Group is now shipping its OpenHW CORE-V MCU DevKit featuring an open-source printed circuit board (PCB) with OpenHW’s CORE-V MCU, several peripherals, a software development kit (SDK) with Eclipse-based integrated…
The world’s first laptop designed for RISC-V development, the Roma laptop, has been officially delivered to customers. The laptop is powered by a high-quality RISC-V processor with a quad-core 1.5GHz…
OTTAWA, Canada – August 16, 2023 - OpenHW Group today announced that the industry’s most comprehensive Development Kit for an open-source RISC-V MCU is now available to be ordered. The OpenHW CORE-V…
OTTAWA, Canada – August 16, 2023 - OpenHW Group today announced that the industry’s most comprehensive Development Kit for an open-source RISC-V MCU is now available to be ordered. The OpenHW CORE-V…
Andes Technology, a supplier of 32/64-bit RISC-V processor cores and TetraMem, a developer of analogue memristor technology and in-memory computing, are collaborating on the development of a fast, highly efficient,…
Semiconductor industry players Robert Bosch GmbH, Infineon Technologies AG, Nordic Semiconductor, NXP Semiconductors, and Qualcomm Technologies Inc., have come together to jointly invest in a company aimed at advancing the…
San Jose, CA - Aug 10, 2023 - Andes Technology, a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, and TetraMem Inc, a…
AI chip company Tenstorrent has raised $100 million from investors including Hyundai Motor Group, Kia, and a Samsung investment fund. The investment in the AI and RISC-V startup was structured…
The RISC-V open instruction set architecture got a boost today after it emerged that five chip giants are coming together to jointly invest in a company to develop reference architectures…
Forlinx announced in July that they are working together with the RISC-V processor manufacturer StarFive to deliver the FET7110-C System-on-Chip based specifically on the Jinghong 7110 with RISC-V architecture. The…
Wuhan, China, July 31, 2023 (GLOBE NEWSWIRE) -- Terapines Technology, an innovative provider of software/hardware co-design solutions announces the full support for Andes RISC-V processors lineup in the Terapines ZCC…
Five companies that manufacture semiconductors for smartphones, automobiles and more have announced that they will form a company designed to advance the open source RISC-V architecture, in a move widely…
The appetite for hardware to train AI models is voracious. AI chips are forecast to account for up to 20% of the $450 billion total semiconductor market by 2025, according…
Scrappy AI chip and technologies startup Tenstorrent announced today that it has secured another major $100M round of funding from new marquee partners Hyundai Motor Group and Samsung Catalyst Fund.…
Jim Keller is a man who should need no introduction to an audience of tech nerds. He was part of the team that developed the legendary DEC Alpha microprocessors back…
Read the full article.
SINGAPORE, August 2, 2023/EINPresswire.com/ -- Krakatoa Technologies, an agile RISC-V core startup, is thrilled to announce a momentous milestone in its growth trajectory. Today, PT Andreal Industri Primatama, a prominent player in the…
Wuhan, China, July 31, 2023 - Terapines Technology, an innovative provider of software/hardware co-design solutions announces the full support for Andes RISC-V processors lineup in the Terapines ZCC toolchain. The ZCC toolchain delivers proven…
Wuhan, China, July 31, 2023 - Terapines Technology, an innovative provider of software/hardware co-design solutions announces the full support for Andes RISC-V processors lineup in the Terapines ZCC toolchain. The ZCC toolchain delivers proven…
Esperanto Technologies has ambitious plans for its next RISC-V processor: to undo the accelerator model and build a chip that has both CPU and GPU capabilities for machine learning and…
Since its emergence close to a decade ago, RISC-V quickly gained the support of major chip makers, including Apple, which has put controllers in its Apple Silicon. About 10 billion chip cores…
Sent out today was a batch of "new stuff" for the AMDGPU and AMDKFD kernel graphics drivers for queuing in DRM-Next ahead of the Linux 6.6 merge window opening in…
Barcelona, Spain. Semidynamics released its 64-bit flexible 4-way Atrevido 423 RISC-V core delivering double the instructions than the 2-way, 223 core. More functioning units are utilized increasing the IPC (instructions-per-cycle). The processor…
Barcelona, Spain. Semidynamics released its 64-bit flexible 4-way Atrevido 423 RISC-V core delivering double the instructions than the 2-way, 223 core. More functioning units are utilized increasing the IPC (instructions-per-cycle). The processor…
Sent out today was a batch of "new stuff" for the AMDGPU and AMDKFD kernel graphics drivers for queuing in DRM-Next ahead of the Linux 6.6 merge window opening in…
Developers have grown up hearing ARM or x86 being the guts of PCs and servers, but an alternative architecture called RISC-V is emerging. In the next few years, some companies will inevitably…
RISC-V is a modular instruction set architecture (ISA) with great customization capabilities that enable innovation and differentiation without fragmentation. On top of the baseline modules from ratified/standard ISA extensions, such…
RISC-V is a modular instruction set architecture (ISA) with great customization capabilities that enable innovation and differentiation without fragmentation. On top of the baseline modules from ratified/standard ISA extensions, such…
Barcelona, Spain – 20 July, 2023. Semidynamics, the only provider of fully customisable RISC-V processor IP, has launched the next member of its Atrevido family of 64-bit cores. The Atrevido…
Vitra-XS is Ashling’s Debug & Trace Probe for embedded development with support for multiple target architectures including RISC-V, Arm and Synopsys ARC powered systems. Vitra-XS works with Ashling’s RiscFree™ SDK for advanced embedded system…
The Debian Project announced today that the RISC-V (riscv64) hardware architecture is now officially supported by the Debian GNU/Linux operating system. Until today, Debian was officially supported on 64-bit (amd64), 32-bit (i386),…
The revolution in computing is unfolding in an unlikely place – not just in the world’s Silicon Valley but potentially in third-world countries. The harbinger of this change is RISC-V,…
Limerick, Ireland. 29th May 2023 - Ashling announced today that Ashling’s RiscFree SDK now provides target debug support for MachineWare’s SIM-V RISC-V Instruction Set Simulator. RiscFree is Ashling’s SDK including…
The Atrevido 423 has a wider, 4-way pipeline, allowing for the decoding and retirement of up to two times more instructions than its recently launched, 2-way, 223 core. It is…
Ashling has added support for RISC-V soft IP cores from Lattice Semiconductor to its RiscFree development tool. The RiscFree software development kit (SDK) includes an IDE, compiler and debugger, which…
Semidynamics has launched the next member of its Atrevido family of 64-bit cores. The Atrevido 423 h... Read more at: https://www.bisinfotech.com/semidynamics-announces-4-way-atrevido-423-risc-v-core/
The SiFive RISC-V Automotive CPU IP continues to advance to address and enable automotive applications like infotainment, connectivity and advanced driver-assistance systems. Yet without the right tools, embedded software developers…
Soooo… you’ve decided you’re going to create a system-on-chip (SoC) device of such awesomeness that it will leave your competitors gnashing their teeth and rending their garb. You’ve also decided…
Semidynamics in Spain has developed a customisable 4-way RISC-V 64bit core for data centre chips. The Atrevido 423 RISC-V core has a wide 4-way pipeline for decoding and retiring twice…
Andes’ new deep-learning accelerator addresses convolutional neural networks in edge applications. Accompanied by vector CPUs, it forms an AI subsystem that can be scaled up for higher vision- and audio-workload…
I just returned from a week in San Francisco where I attended the 60th Design Automation Conference. It was a typical week at DAC — cold weather in July, catching up with long-time industry…
XPU Labs, a subsidiary of AnalogLamb, has designed three inexpensive “Polos” development boards based on WCH CH32VXX RISC-V microcontrollers with pricing starting at just $1.99. The three development/breakout boards have the…
The RISC-V instruction set architecture (ISA) is one of the most notable contenders to emerge in the ever-evolving realm of computer architecture. Because of its modularity, RISC-V provides more flexibility…
The SiFive RISC-V Automotive CPU IP continues to advance to address and enable automotive applications like infotainment, connectivity and advanced driver-assistance systems. Yet without the right tools, embedded software developers…
July 17, 2023 -- Towngas Group officially announced that the sales of the first RISC-V IoT security chip "Towngas Chip" had exceeded 1 million pieces, which marks that the RISC-V open-source…
has created something truly impressive — a working RISC-V CPU completely contained in a Terraria world. And then for added fun, he wrote the game of pong, playable in real time,…
At this year’s Design Automation Conference (DAC), there was a panel discussion entitled, “Delivering on RISC V’s Promise to Give Designers Freedom to Innovate – What’s Needed?”. A key message…
Dan is joined by Calista Redmond, CEO of RISC-V International. Prior to RISC-V International, Calista held a variety of roles at IBM, including Vice President of IBM Z Ecosystem where she led strategic…
In this video report, EE Times reporters Sally Ward-Foxton and Nitin Dahad discuss what they saw and heard at the third day of the Design Automation Conference (DAC) 2023, in San…
Beijing-based embedded hardware specialist AnalogLamb has announced three new low-cost entries in its Polos family of development boards, all powered by RISC-V microcontrollers from WCH Electronics — and with prices…
Farnell is now stocking the newly introduced BeagleV®-Ahead, the first professional, open-source mass production RISC-V single board computer (SBC) by Beagleboard.org®. BeagleV®-Ahead is in the same form factor and has…
BeagleBoard.org is now delivery its BeagleV-Ahead single board computer (SBC) based on the TH1520, a quad core 64-bit RISC-V SoC from T-Head. The SBC utilizes the open-source RISC-V instruction set architecture (ISA).…
BeagleBoard has launched a new single-board computer called the BeagleV-Ahead. It’s the same shape as the company’s BeagleBone Black and it’s compatible with some accessories designed for that board. But instead of an…
BeagleBoard.org®, a leading developer of open-source hardware platforms, is thrilled to announce the highly anticipated launch of BeagleV® Ahead, an innovative single board computer (SBC) based on TH1520, a quad core…
Bluespec, a RISC-V tools and silicon IP provider, has introduced a processor design based on the open standard RISC-V instruction set architecture that will allow more customization based on the…
A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs Lukas Gerlach (CISPA Helmholtz Center for Information Security), Daniel Weber (CISPA Helmholtz Center for Information Security), Ruiyi Zhang (CISPA Helmholtz Center…
Abstract—The complexity of automotive systems is increasing quickly due to the integration of novel functionalities such as assisted or autonomous driving. However, increasing complexity poses considerable challenges to the automotive…
Imperas Software in the UK and Cadence Design Systems have detailed the verificaiton flow for NSITEXE developing an automotive AI RISC-V processor core. The two worked on a comprehensive verification…
LicheePi 4A quad-core RISC-V SBC is now available with 16GB RAM and 128GB eMMC flash, and Sipeed has also introduced various accessories such as a metal enclosure, a 10.1-inch touchscreen…
AnalogLamb is set to release three affordable RISC-V breakout boards. These boards are based on the CHV32 Series microcontrollers offering support for standard interfaces such as I2C, SPI, UART, CAN,…
Oxford, United Kingdom, July 10th, 2023 — Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Cadence Design Systems, Inc. (Nasdaq: CDNS) has collaborated with Imperas to enable NSITEXE,…
RISC-V, a free and open source instruction-set architecture (ISA), has gained significant traction from both industry giants and emerging startups. A simple, scalable design, coupled with the ability to customize…
Recap of the 2023 RT-Thread Global Tech Conference: Today, we’re excited to feature HIMA, a passionate engineer with experience in developing embedded systems. Currently pursuing her Master’s degree in Germany,…
RISC-V has seen significant momentum during the past year. According to RISC-V International there are over 10 billion RISC-V cores on the market, with thousands of engineers working on RISC-V…
Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced its participation at DAC 60 with panels and presentations, and exhibits and live demos at its booth 2336.…
RISC-V, a free and open-source instruction set architecture (ISA), has gained significant traction from both industry giants and emerging startups. A simple, scalable design, coupled with the ability to customize…
As microchips increasingly become an integral part of our lives, share prices for many companies that make them are rising fast. Last week shares of NVIDIA Corp (NVDA) jumped over 30%,…
Mark Himelstein, chief technology officer at RISC-V International, joins us to discuss the latest developments with the RISC-V instruction set architecture and its growing community and footprint. Topics include: HPC use…
At the recent SiFive RISC-V China Technology Forum that took place in Shenzhen, China, SiFive chief architect and the chairman of RISC-V International Krste Asanović noted that the momentum of…
Here at Codasip we’re passionate about reducing the code size of our RISC-V cores for our customers, but why? Are we not making the core larger and more complex as…
Framingham, Massachusetts. Bluespec Inc. released its MCUX RISC-V processor designed to simplify the integration of customize protocols and add accelerators to FPGAs and ASICs. The platform is ideal for solutions that…
The EUPILOT project aims to establish a European-based accelerator platform for high-performance computing (HPC) and AI. It seeks to achieve European digital sovereignty in HPC, promote the adoption of the RISC-V ecosystem, and cater to diverse…
Grenoble, France – July 3, 2023 – Tiempo Secure’s latest TESIC design, a Secure Element targeting applications such as iSIM, eSE, Payment, UWB, Digital ID, IoT security and Mobile Application Processors,…
VMware recently announced at the Confidential Computing Summit 2023 that it is partnering with chipmakers Samsung, AMD, and the RISC-V Keystone community for a project to help accelerate the adoption of confidential computing.…
Grenoble, France – July 3, 2023 – Tiempo Secure’s latest TESIC design, a Secure Element targeting applications such as iSIM, eSE, Payment, UWB, Digital ID, IoT security and Mobile Application Processors,…
In conjunction with the 2023 Confidential Computing Summit last week, VMware announced a partnership with tech giants to accelerate the development of confidential computing applications. Confidential computing relies on a…
Bluespec’s MCUX RISC-V processor allows developers to implement custom instructions and add accelerators to FPGAs and ASICs. MCUX joins the company’s MCU RISC-V family of processors designed for ultra-low resource…
A group of Chinese scientists has published (PDF) a paper titled "Pushing the Limits of Machine Design: Automated CPU Design with AI." The paper details the researchers' work in designing a new…
VMware has joined AMD, Samsung, and members of the RISC-V community to work on an open and cross-platform framework for the development and operation of applications using confidential computing hardware.…
VMware Inc. stepped up its efforts to accelerate the adoption of confidential computing today, announcing an alliance with chipmakers Samsung Electronics Co. Ltd. and Advanced Micro Devices Inc., as well as the RISC-V Keystone community.…
China Mobile recently released the world's first LTE-Cat.1 chip with pure self-developed RISC-V architecture, as well as its first pure self-developed mass-production cellular IoT communications chip, according to Ijiwei, a Chinese…
Some European researchers are developing open-source RISC-V cores to compete with x86 and Arm, and are relying on only €8 million in funding. Details about the ambitious eProcessor project were…
The RISC-V Instruction Set Architecture is perfectly suitable for fine tuning the performance depending on the application. In this interview Roger Espasa, CEO and Founder at Semidynamics Technology Services explains…
Sometimes we learn from our own mistakes, but the errors of others also influence us. Which is why Calista Redmond’s leadership style differs dramatically from one of the first CEOs…
The first RISC-V Summit Europe, held in Barcelona, Spain, from June 5-9, highlighted RISC-V International’s commitment to expanding the software ecosystem for the architecture and removing any remaining obstacles to…
The tech sector has always been an area where new technology emerges every few years. However, when it comes to microprocessors, the industry has mostly been dominated by only a…
The recent RISC-V Summit Europe brought together developers, architects, executives, and policymakers across the global RISC-V ecosystem. Attendees from academia, government, research, SMEs, industry, and open-source communities gathered to share knowledge, ideas,…
Fabless semiconductor company XMOS has designed the 4th generation of its Xcore architecture to be RISC-V compatible. The company’s microarchitecture enables creation of a system-on-chip (SoC) using software programmability, allocating…
Barcelona, Spain – 1 June, 2023. Semidynamics has announced its new, entirely customisable Vector Unit to go with its innovative range of fully customisable 64-bit RISC-V cores. The Vector Unit is totally compliant…
Fabless semiconductor company XMOS has designed the 4th generation of its Xcore architecture to be RISC-V compatible. The company’s microarchitecture enables creation of a system-on-chip (SoC) using software programmability, allocating…
As microchips increasingly become an integral part of our lives, share prices for many companies that make them are rising fast. Last week shares of NVIDIA Corp (NVDA) jumped over 30%,…
Cesson-Sévigné (France) and Tokyo (Japan) – June 15th, 2023 – Secure-IC, the rising leader, and the unique global provider of end-to-end cybersecurity solutions for embedded systems and connected objects, announces today…
Even for computing hobbyists, RISC-V is a bit in the weeds, but perhaps not for long. It's one of the rising stars in the computing world and is one of…
RISC-V, the open standard instruction set architecture (ISA) alternative to Intel and ARM, held its first European summit on 5 to 9 June 2023 in Barcelona. Originally developed in 2010…
DFRobot has announced the launch of a new all-in-one single board computer (SBC) development platform, designed for plug-and-play programming and bringing its own 2.8" touchscreen along for the ride: the…
RISC-V startup Milk-V has announced yet another development board built around the free and open source instruction set, this time a compact development device clearly inspired by the Raspberry Pi…
The RISC-V Summit Europe brought together developers, architects, technical decision and policy makers from across European RISC-V ecosystem for the first time in the region this week. Attendees from academia,…
AONDevices has developed an efficient edge AI denoising technology for applications that require minimal power and latency running on its forthcoming accelerator IP and hardware as well as third party…
Green Hills Software has ported its µ-velOSity safety- and security-certified real-time operating system (RTOS) to the real time RISC-V cores developed by Imagination Technologies, with plans to support Imagination’s Catapult…
Agile Analog, the customisable analog IP company, is launching the first complete analog IP subsystem for RISC-V applications at the RISC-V Summit Europe in Barcelona (5-9 June). The initial subsystem…
At the RISC-V summit in Barcelona eeNews is meeting up with Calista Redmond. She is the CEO of RISC-V International. In our conversation we are talking about what Europe has…
Configurable high-bandwidth RISC-V cores with vector units can be made to directly address challenging applications like machine learning, AI, and other cutting-edge spaces. Semidynamics is a European supplier of RISC-V IP…
eeNews Europe is meeting up with Gerard Rauwerda, Business Developer with Technolution. We discuss the RISC-V developments over the years and the role Technolution played, but also what specific requirements…
Take time for the The RISC-V Summit in Barcelona and connect the dots of this Open Instruction Set Architecture In 2017 we had the opportunity to interview Krste Asanovic about…
Agile Analog has brought together its customisable IP blocks to create the first complete analog IP subsystem for battery-powered RISC-V chips. The initial subsystem includes all the analog IP required…
Agile Analog is offering the first complete analog IP subsystem for RISC-V applications at the RISC-V Summit Europe in Barcelona. The initial subsystem includes all the analog IP required for a typical…
Semidynamics announces high-performance RISC-V IP. Semidynamics has introduced one of the industry's first RISC-V vector units that could be used for highly parallel processors, such as those used for artificial intelligence (AI),…
Ventana Micro Systems Inc., provider of the highest performance RISC-V processors, today announced its Founder and CEO Balaji Baktha is providing the RISC-V Summit Europe keynote speech at 10:00am on June 6. Ventana will be…
RISC-V is an open source instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. Codethink has been working with the RISC-V CPU architecture for several years. We've…
RISC-V represents an existential threat to Arm, and a new industry consortium plans to increase that threat of extinction by accelerating the development of open-source software for the RISC-V architecture.…
T-Head, the chip unit of Alibaba Group Holding, has joined a global initiative to develop a software ecosystem and accelerate commercialisation for RISC-V, as the open-source chip design architecture is…
The Milk-V Duo is a small RISC-V embedded platform capable of running Linux and RTOS. The low-cost device features up to 26x GPIOs, optional 10/100Mbps Ethernet support and integrated with a…
RISC-V Software Ecosystem (RISE) project brings together key players in the ecosystem with a governing board that includes Andes, Google, Intel, Imagination Technologies, MediaTek, Nvidia, Qualcomm Technologies, Red Hat, Rivos,…
Chip designers are at the heart of a new project to boost the development of open source software for the RISC-V instruction set. The RISC-V Software Ecosystem (RISE) Project is…
BANGALORE, India, June 1, 2023 /PRNewswire/ -- Valtrix Systems, an industry leading provider of RISC-V design verification products for building functionally correct CPU and system-on-chip implementations, announced today that UltraRISC, a leading provider…
Andes Technology has upgraded its version of the SuperTest Compiler Test and Validation Suite developed and supplied by Solid Sands in the Netherlands to support its growth in automotive chip…
RISC-V is an open source instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. Codethink has been working with the RISC-V CPU architecture for several years. We've…
Linux Foundation Europe and a number of big names in tech have banded together to drive development of a comprehensive software ecosystem that supports the open RISC-V processor instruction set…
Semidynamics in Spain has developed a highly configurable out of order vector unit with a new architecture to boost performance of RISC-V processor designs, and is running a demonstration of…
LONDON, June 01, 2023 (GLOBE NEWSWIRE) -- Axiomise, the leading provider of cutting-edge formal verification solutions that include training, consulting, services and custom apps, today launched its next-generation formalISA® app with…
Andes Technology Corp. announces that the AndesCore N25F processor has been adopted by Phison Electronics Corp.’s PCIe Gen4x4 SSD controller X1 (PS5020-E20) for the enterprise SSD market. Read the full press release.
The Linux Foundation Europe, the relatively new European arm of the Linux Foundation foundation of foundations, today announced the launch of the RISC-V Software Ecosystem (RISE) project. RISE aims to bring together…
In an attempt to accelerate RISC-V adoption, a global consortium of industry leaders has banded together to form the RISC-V Software Ecosystem (RISE) Project. According to the project’s press release,…
SAN JOSE, Calif., May 30, 2023 /PRNewswire/ -- MIPS, a leading developer of highly scalable RISC processor IP, has collaborated with Siemens Digital Industries Software, a global electronic design automation leader, to speed time-to-market…
SAN JOSE, Calif., May 30, 2023 /PRNewswire/ -- MIPS, a leading developer of highly scalable RISC processor IP, has collaborated with Siemens Digital Industries Software, a global electronic design automation leader, to speed time-to-market…
Hsinchu, Taiwan — May 30, 2023 — Andes Technology Corporation (TWSE: 6533), a Founding and Premier member of RISC-V International and a leading provider of high-performance, low-power 32/64-bit RISC-V processors, has established AndeSentry™…
RISC-V single-board computer newcomer Milk-V has announced its second hardware design, this time borrowing a very familiar form factor from a certain fruit-themed company: the credit card-sized Milk-V Mars. "Milk-V…
TORONTO, May 30, 2023 /PRNewswire/ -- Tenstorrent and LG Electronics Inc. (LG) are pleased to announce that they are collaborating to build a new generation of RISC-V, AI, and video codec chiplets to potentially…
It is an exciting time for SiFive in China and we’re going to be talking about a future powered by our RISC-V solutions at SiFive Days, three informative events in…
Dutch startup Axelera AI has raised $50m for its in-memory computing, RISC-V-based edge AI technology and set up a Silicon Valley office. CDP Venture Capital, Verve Ventures and Fractionelera have…
SANTA CLARA, Calif.--(BUSINESS WIRE)--SiFive, Inc., the pioneer and leader of RISC-V computing, today announced the company is giving the WorldGuard security model to RISC-V International, providing the RISC-V community with…
New RISC-V compatible IMG CXM cores with native support for HDR driving down costs in the DTV and wider consumer market Imagination Technologies is bringing seamless visual experiences to cost-sensitive consumer…
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Esperanto Technologies™, the leading developer of high performance, energy-efficient artificial intelligence (AI) solutions based on the RISC-V instruction set, today announced that it is accelerating deployment of…
Meta has revealed details of the first chip it designed in house using RISC-V to run AI frameworks for its Facebook and Instagram services. The company found that GPUs were…
Canonical published the optimised Ubuntu release for StarFive’s VisionFive 2, the world’s first high-performance RISC-V single board computer (SBC) with an integrated GPU. Read the full article.
Chinese hardware company Milk-V Technology is preparing to launch a high-performance RISC-V computer with a difference: the Pioneer packs in 64 physical cores and supports up to 128GB of RAM…
AI workloads are ubiquitous at Meta — forming the basis for a wide range of use cases, including content understanding, Feeds, generative AI, and ads ranking. These workloads run on PyTorch with…
China’s growing demand for semiconductors used in electric vehicles, high-end servers in data centres and artificial intelligence applications provides a vast opportunity for RISC-V processors to flourish, according to a proponent of the open-source, royalty-free chip design, even as…
Software engineer and Cornell PhD candidate Yunhao Zhang has developed an operating system with a difference: packing its features into just 2,000 lines of code, egos-2000 aims to offer an…
India-based RISC-V fabless chip startup InCore Semiconductors received funding from Sequoia Capital India, the second deal that the venture capital firm invested in India's semiconductor startup. Read the full article…
HSINCHU, TAIWAN — May 15, 2023 — Andes Technology (TWSE:6533), a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today announced the launch…
Software engineer and Cornell PhD candidate Yunhao Zhang has developed an operating system with a difference: packing its features into just 2,000 lines of code, egos-2000 aims to offer an…
"We believe that India will become a global semiconductor leader by 2035, with many large companies in key industry segments, such as core IP and fabless chip design." Read the…
The company is shipping its first-gen chip globally, with over 1000 cores at only 25 watts of power. Can it break into Generative AI? Read the full article here.
StarFive VisionFive 2 can now benefit from the latest and greatest Ubuntu release, improving RISC-V board experiences. Read the full article.
May 11, 2023 -- Canonical published the optimized Ubuntu release for StarFive’s VisionFive 2, the world’s first high-performance RISC-V single board computer (SBC) with an integrated GPU. Read the full article.
Andes Technology has upgraded its version of the SuperTest Compiler Test and Validation Suite developed and supplied by Solid Sands in the Netherlands to support its growth in automotive chip…
Karl interviews Art Swift, President and CEO of Esperanto Technologies. The company is now shipping a RISC-V SoC with over 1000 cores that consumes only 20 watts. Art talks about…
8 leading European organisations join forces to bring together RISC-V and SYCL standards to demonstrate ground-breaking advances in scalability of extreme data analytics via fully-open AI acceleration. Read the full…
Sipeed has posted images teasing a new single-board computer based on a RISC-V processor boasting the ratified RISC-V Vector Extension 1.0 — something which should give a considerable boost to…
In this edition of Embedded Edge with Nitin, there’s a bit of a RISC-V theme: I talk to SemiDynamics, a configurable 64-bit RISC-V startup coming out of stealth; then to…
RISC-V has ratified its extensions for code compression to reduce the memory requirements when using the open instruction set architecture. This is particularly important for microcontrollers that have limited memory…
CAMPBELL, Calif. – May 2, 2023 – Arteris, Inc. (Nasdaq: AIP), a provider of system IP designed to accelerate system-on-chip (SoC) creation, today announced that Tenstorrent, the Toronto-based AI chip…
YouTuber Charles Lohr has come up with a novel and low-cost way to drive Nixie display tubes, turning an ultra-low-cost RISC-V microcontroller into what he describes as a "software-defined flyback…
CAMPBELL, Calif., May 2, 2023 — Arteris, Inc., a leading provider of system IP which accelerates system-on-chip (SoC) creation, today announced Tenstorrent has licensed Ncore and FlexNoC interconnect IP for…
The research wing of European RISC-V processor core developer Codasip and French embedded FPGA firm Menta have joined a project to build a 3D neuromorphic AI chip. Read the full…
The RT-Thread Global Tech Conference (RGTC) is an annual event that brings together developers from around the world to focus on the latest developments in RT-Thread basic software technology and…
Author: Paul Curtis In previous blog posts I have described the division algorithms SEGGER implemented in emRun. However, which algorithm is best (in terms of code size, execution speed, or…
Esperanto Technologies Inc. (Mountain View, Calif.) has announced it has ported a range of generative AI models to its RISC-V hardware. Initial work includes running a range of large language…
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Esperanto Technologies™, the leading developer of high performance, energy-efficient artificial intelligence solutions based on the RISC-V instruction set, today announced that it has ported and is running…
VyperCore Ltd. (Bristol, England), a startup with plans to develop novel processor technology, has raised £4 million (about US$5 million) in seed funding. The company was founded by Ed Nutting,…
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Esperanto Technologies™, the leading developer of high performance, energy-efficient artificial intelligence solutions based on the RISC-V instruction set, today announced that it has ported and is running…
At its heart, the RISC-V movement centers around the idea of democratizing processor design. With an open-source instruction set architecture (ISA) and a plethora of resources available to anyone free of…
Spanish startup SemiDynamics has developed fully configurable 64bit RISC-V processor IP for high-performance chip designs in AI, Machine Learning (ML) and High-Performance Computing (HPC). The customisable cores are process agnostic…
Semidynamics has announced the first, fully customisable, 64-bit RISC-V family of cores that are ideal for handling large amounts of data for applications such as AI, Machine Learning (ML) and…
Advances in technology will continue to affect our lives in myriad ways. Technology Review magazine recently picked ten of the potentially most important ones. Let's see what we have to…
PINE64, which recently introduced the PineTab2 and PineTab-V, has started selling a new RISC-V-based single-board computer (SBC). Announced last year, the Star64 relies on the StarFive JH7110 SoC, which PINE64 says should match…
India received a boost to its RISC-V program this week as Tenstorrent announced its investment in and partnership with Bodhi Computing, a company set up last month by ex-Intel engineers…
In the early 1990s, each passing year seemed to bring a new CPU architecture. Exotic chips such as Hobbit, PA-RISC, MIPS, Sparc, PowerPC and Alpha were all ready to steal…
Star64, PINE64’s first RISC-V single-board computer (SBC), is now available to order in two variants with 4GB and 8GB RAM and some impressive specs. Powered by the StarFive JH7110 Quad-Core SiFive RISC-V U74 64-bit…
BENGALURU, India, April 5, 2023 /PRNewswire/ -- Tenstorrent is excited to announce its continued commitment to India's Digital India RISC-V Program with its investment in and partnership with Bodhi Computing. Bodhi Computing builds and sells server-grade…
Renesas Electronics has developed its first RISC-V microcontroller designed for voice recognition interfaces systems using IP from Andes. The R9A06G150 32bit application specific processor (ASSP) provides a complete, cost-effective, production-ready voice-control…
Merged this weekend to the LLVM 17 development code-base is initial support for RISC-V's vector crypto extension ISA. The latest LLVM (17) Git code has initial support for the v0.3…
As soon as we arrived in Nuremberg, we could feel the city was buzzing and ready for a great Embedded World 2023 conference. It was hard to avoid exhibitors, speakers, and…
The electronic design automation (EDA) industry started in the 1980s and primarily was driven by the test and PCB industries. The test industry was focused on simulation so that test…
Tenstorrent, the Toronto-based semiconductor company, now led by the super-star chip designer Jim Keller, has just opened a new office in Japan. So, as many other AI startups are struggling, Tenstorrent…
For over a half-decade ASUS has been selling the Thinker Board devices as their line of Raspberry Pi alternatives. To date the ASUS Tinker Board single board computers have all been Arm-based…
Asus' Tinker Board lineup has been around for quite some time but now, we have the first one that will be using a RISC-V processor, the Asus Tinker V. Asus'…
RISC-V virtualization; hexagonal boron nitride for enhanced graphene device array; human–machine collaboration for improving process development; NIST HW-based confidential computing; ferroelectric HEMT; SpGEMM with RISC-V vector instructions; wafer defects; reducing…
Imperas Software has signed a three-way collaboration with MIPS and Ashling across all aspects of RISC-V software development. Read the full article.
Imperas Software has announced with MIPS and Ashling a new 3-way collaboration to support developers across all aspects of RISC-V software development for advanced processor applications. Based on the Imperas…
Oxford, United Kingdom – March 13th, 2023 – Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced with MIPS and Ashling a new 3-way collaboration to support developers across…
March 8, 2023: Canonical published the optimised Ubuntu release for the first RISC-V based SoC FPGA – Microchip’s PolarFire® SoC FPGA Icicle Kit, expanding support for the RISC-V open source community. Read the…
Canonical announced today the general availability of official Ubuntu images optimized for Microchip’s PolarFire SoC FPGA Icicle Kit RISC-V development board. Canonical continues to expand its RISC-V offering with a new Ubuntu…
The full session of China's National People’s Congress – the annual meeting of the nation's supreme legislative body – has seen officials announce accelerated plans to achieve scientific self-sufficiency. Legislators…
Industry-leading Synopsys VCS simulation and Verdi hardware/software debug solutions accelerate verification and validation of RISC-V cores. Bluespec Inc., announced today a collaboration with Synopsys to provide Synopsys reference methodologies for…
Alibaba’s chip unit T-Head said it foresees RISC-V, an open-sourced architecture for computer processors, to be used in more advanced scenarios in China. RISC-V has already been used in less-demand…
Woodcliff Lake, New Jersey — March 3, 2023 — Semiconductor intellectual property provider CAST today announced the immediate availability of a new deeply embedded, low-power RISC-V processor IP core and enhancements to…
Woodcliff Lake, New Jersey — March 3, 2023 Introducing a new, faster low-power embedded processor and upgrades to the current Functional Safety processor Semiconductor intellectual property provider CAST today…
SHANGHAI, March 2 (Reuters) - Alibaba Group Holding's (9988.HK) chip unit T-Head and Alipay, the payment service under Alibaba's financial affiliate Ant Group, will release computing chips for secure payments based on…
CAMPBELL, Calif. and SANTA CLARA, Calif., Feb. 27, 2023 (GLOBE NEWSWIRE) -- Arteris, Inc. (Nasdaq: AIP), a leading provider of system IP which accelerates system-on-chip (SoC) creation, and SiFive, Inc.,…
ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification Read the full article.
Delivering the inaugural address, PM Narendra Modi said that semiconductors are playing a critical role in the world today in more ways than we can imagine. We have the mission…
ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification. Read the full press release.
The first RISC-V laptop, known as ROMA, is powered by an unnamed quad-core processor and comes with up to 16 GB of LPDDR4X memory and up to 256 GB of…
The RISC-V architecture updates were merged this Saturday for the Linux 6.3 merge window. Read the full article.
This year’s Mobile World Congress exhibition in Barcelona marks a key point for UK chip designer Picocom. The company, based in Bristol, UK and Shanghai, China, is exhibiting products from…
Ventana Micro Systems is using simulation and test and verification tools from Imperas Software in the UK for the RISC-V processors under development as IP cores and chiplets for high…
Imperas RISC-V reference models, simulator, tests, and verification IP are supporting Ventana Micro in delivering a performance-leading family of data center class CPU cores. Read the full article.
RISC-V is a general-purpose license-free open Instruction Set Architecture with multiple extensions. It is an ISA separated into a small base integer ISA, usable as a base for customized accelerators and…
Imperas RISC-V reference models, simulator, tests, and verification IP are supporting Ventana Micro in delivering a performance-leading family of data center class CPU cores. Read the full press release.
The sub-10¢ microcontroller now has a $1.50 development board, though it's a bring-your-own-programmer design. Read the full article.
A Phoronix reader pointed out that there are initial code that landed for adding RISC-V processor support to Microsoft's .NET runtime. Read the full article.
When we first wrote about the 10-cent CH32V003 RISC-V MCU it was offered in a $7 development board and the closed-source MounRiver Studio IDE had to be used for programming. But things…
The nanoCH32V003 is a tiny development board featuring a general-purpose 32-bit RISC-V core. Some of the peripherals found on this low-power embedded device include up to 18GPIOs, 1x USART, 1x I2C, 1x…
While there has been much work on the Linux kernel's RISC-V CPU architecture support, a feature not tackled until now has been the Kernel Address Space Layout Randomization (KASLR) support for randomizing…
Hsinchu, Taiwan and Uppsala, Sweden, Feb. 14, 2023 (GLOBE NEWSWIRE) -- Andes Technology (TWSE:6533) and IAR Systems together announce that ILITEK’s Touch and Display Driver Integration (TDDI) SoC, ILI6600A, adopts the Andes…
COLUMN | You probably knew Google's ChromeOS is a Linux distribution. But, now, it's running on more than Linux under the hood. I didn't, and I've been covering Chrome OS like paint since…
Today, IAR launches an updated brand with a new visual identity reflecting the company’s transformational journey and focus on empowering embedded engineering. At the same time, the name changes to…
Verifying the security of processors has become an essential step in the design of modern electronic systems. Users want to be sure that their consumer devices can’t be hacked, and…
While there is a lot to love about RISC-V, with the plethora of RISC-V extensions some of the acronyms are hard to digest. The latest example is the Linux kernel…
StarFive sent me one of their VisionFive 2 RISC-V SBC for evaluation and review. I got the model with dual Gigabit Ethernet and 8GB RAM, and I’ll report my experience with the…
A new RISC-V concept laptop design is in the works, known as the Balthazar Personal Computing Device. This laptop design is designed from the ground up to be a completely open-source laptop,…
The Balthazar Personal Computing Device (BPCD) is an open-source hardware 13.3-inch laptop with a RISC-V, Arm, or FPGA module and designed to be upgradable, expandable, and sustainable. The developers say…
FOSDEM | The Balthazar project is designing an all-Free Hardware laptop based around RISC-V and several existing standards. Balthazar is an interesting hardware project which we were told about at the…
RISC-V processors, which until several years ago were considered auxiliary processors for specific functions, appear to be garnering support for an entirely different type of role — high-performance computing. Read…
If RISC-V is to become a viable processor architecture for servers, its software ecosystem will need a solid hypervisor. Which is why The Register noted in 2021 that a project had commenced to…
ANALYSIS | The RISC-V architecture looks set to become more prevalent in the high-performance computing (HPC) sector, and could even become the dominant architecture, at least according to some technical…
ANALYSIS | The RISC-V architecture looks set to become more prevalent in the high-performance computing (HPC) sector, and could even become the dominant architecture, at least according to some technical…
GreenWaves, the French pioneer in RISC-V application processors for battery powered devices and a performance leader in AI and DSP, announces a 20 million euros financing led by Innovacom together…
When it comes to operating systems and now CPU instruction sets, there is proprietary, there is licensable and modifiable with a standard base of functionality with room for some originality,…
The VisionFive 2 is a quad-core RISC-V single board computer with an integrated GPU and up to 8GB of RAM. The board's biggest competitor isn't another RISC-V board but in…
After two years of taking place exclusively online, FOSDEM 2023 is back in Brussels, Belgium with thousands expected to attend the 2023 version of the “Free and Open Source Developers’ European Meeting”…
NASA’s JPL (Jet Propulsion Lab) has selected Microchip to design and manufacture the multi-core High Performance Spaceflight Computer (HPSC) microprocessor SoC based on eight RISC-V X280 cores from SiFive with…
Espressif has used RISC-V cores in its latest ESP32 wireless microcontrollers: ESP32-C6 – ICs, modules and SDK imminent Dual RISC-V cores (160MHz + 20MHz), Wi-Fi 6 (2.4GHz), Bluetooth 5 (LE),…
First, some background. RISC V is an open-source instruction set architecture (ISA), a "free" alternative to Arm. ISAs provide a set of common, important but unglamorous "blueprints" for processors. Every processor needs…
Predictions seem to be easier to make during times of stability, but they are no more correct than at any other period. During more turbulent times, fewer people are courageous…
After an intense week at the 2022 RISC-V Summit in San Jose, California, I am fueled with energy and positive thoughts. I had plenty of time to reflect on the event, which…
After an intense week at the 2022 RISC-V Summit in San Jose, California, I am fueled with energy and positive thoughts. I had plenty of time to reflect on the event, which…
Intel and RISC-V chip manufacturer, SiFive, are currently collaborating on resources to launch a development board based on the RISC-V architecture called the HiFive Pro P550, which would be based…
Flutter, Google’s open-source framework for building multi-platform apps for mobile, web and desktop, is hosting its Flutter Forward event in Nairobi, Kenya today. As the name implies, the team is using the…
Python, Java, C++, R. In the seven decades or so since the computer was invented, humans have devised many programming languages—largely mishmashes of English words and mathematical symbols—to command transistors…
SiFive HiFive Pro P550 RISC-V motherboard based on Intel “Horse Creek” quad-core SiFive Performance P550 processor will launch this summer with 16GB DDR5 memory, two PCIe expansion slots, Gigabit Ethernet…
As the RISC-V movement gains significant traction in the industry, many engineers are finding exciting new ways of implementing the technology. Amongst these, RISC-V has become particularly popular with FPGA users, allowing for…
With the semiconductor shortage showing signs of improvement, engineers now have the chance to explore new hardware platforms and alternatives. The current supply chain issues present challenges but also present…
When RISC-V International’s chairman of the board Krste Asanović took the stage to report on the state of the RISC-V union at last month’s RISC-V Summit, he mouthed the phrase…
We are now learning new details on the fruits of the partnership between SiFive and Intel. The two companies have announced that the HiFive Pro P550 development board is on track for release…
Intel is best known for its x86 processors, but last year the company announced it was teaming up with RISC-V chip designed SiFive to release a “Horse Creek” development board powered by…
Yesterday, I ended up on the HPMicro website showing the illustration above about a 1 GHz MCU called HPM64G0. It looked interesting enough so I clicked on the link to a…
With an increasing number of companies interested in devices based on the RISC-V ISA, and a growing number of cores, accelerators, and infrastructure components being made available, either commercially or…
Called the CH32V003 series, they are based on the company’s own QingKe RISC-V2A core with a hardware interrupt stack and two-level interrupt nesting, supported by 16kbyte flash, 2kbyte ram and…
The rise of RISC-V continues apace, we bust a recent ZFS myth, hybrid tiling in Plasma, Stadia departs with a nice gift for people, Joe draws an old skool mucky…
Industry-leading Synopsys VCS simulation and Verdi hardware/software debug solutions accelerate verification and validation of RISC-V cores FRAMINGHAM, MASS. (PRWEB) JANUARY 11, 2023 Bluespec Inc., announced today a collaboration with Synopsys to…
Industry-leading Synopsys VCS simulation and Verdi hardware/software debug solutions accelerate verification and validation of RISC-V cores FRAMINGHAM, MASS. (PRWEB) JANUARY 11, 2023 Bluespec Inc., announced today a collaboration with Synopsys to…
Checking out the new 10 cent WCH CH32V003 48MHz RISC V processor demo board and the MounRiver Eclipse IDE. Getting to blinky. The CH32V003 is a pin-for-pin alternative to the…
With an increasing number of companies interested in devices based on the RISC-V ISA, and a growing number of cores, accelerators, and infrastructure components being made available, either commercially or…
As expected, Sipeed has now launched the Sipeed M0S IoT module based on Bouffalo Lab BL616 RISC-V microcontroller with 2.4 GHz WiFi 6, BLE 5.2, and Zigbee connectivity along with…
It is now possible to use GraalVM Native Image on RISC-V! I will explain here how to compile applications for RISC-V and the implementation. By default, Native Image uses the…
New year, new RISC-V Yocto blog post \o/ When I wrote my last post, I did really not expect my brand new VisionFive-2 board to find its way to me so soon……
Kung-Fu Perribot is my newly created toy which consists of a quadrupedal robot dog with Risc-V and control of 12 Servo motors Read the full article.
Sipeed launched today two embedded devices based on the RISC-V BL616 microcontroller from Bouffalo Lab. The M0S module is enabled with WiFi6, Bluetooth 5.2 and Zigbee interfaces in addition to support for DVP…
Operating systems do great work, but sometimes they need a little bit of help to know when to switch from one task to another. Thankfully, hardware is there to help!…
Network Diagnosis Tools with industrial-grade quality are not widely available for common users such as researchers and students. This kind of tool enables users to develop Distributed Embedded Systems using…
At the RISC-V Summit last month, Andes Technology announced its new D23 entry-level RISC-V processor core to the industry. At the time, there was not much truly known about the product, but recently the…
FRAMINGHAM, MASS. (PRWEB) JANUARY 11, 2023 Bluespec Inc., announced today a collaboration with Synopsys to provide Synopsys reference methodologies for verification and hardware/software debug of RISC-V system designs with Bluespec…
Andes Webinar is the annual opportunity to get the information about RISC-V technology trends, innovative Andes solutions and more. Andes President and CTO, Dr. Charlie Su, will present a wide…
RISC-V, introduced in 2010, is the first novel instruction set architecture (ISA) to gain market traction in decades. New design firms such as SiFive — founded by the credited inventors…
With the growing maturity of the RISC-V ISA, chip companies now have a wealth of options for implementing RISC-V cores in their latest product. At the same time the support…
Preparations Begin for Latch-Up 2023 The FOSSi Foundation is very pleased to announce that Latch-Up will go ahead in 2023! This marks a triumphant return to in-person conferences, with Latch-Up…
Espressif ESP32-P4 is a general-purpose dual-core RISC-V microcontroller clocked at up to 400 MHz with AI instructions extension, numerous I/Os, and security features. It also happens to be the first…
Learning to solder was a life-changing experience for me, but it can seem daunting. You aren’t just screwing and unscrewing parts — you are melting hot metal with a scorching…
My favourite moments of 2022 and goals and thoughts for 2023! Watch the full video.
My favourite moments of 2022 and goals and thoughts for 2023! Watch the full video.
Dinesh Annaya is an ardent Open-Source EDA enthusiast and an expert user of OpenROAD and OpenLane. He developed a baseline RISCduino SoC, a single, 32 bit RISC-V based controller compatible…
Even though the company had telegraphed its big move, MIPS’s adoption of the RISC-V ISA for its future processor cores hit me like a ton of bricks. MIPS is one…
Computer chip designs are expensive and hard to license. That’s all about to change thanks to the popular open standard known as RISC-V. Ever wonder how your smartphone connects to…
While the open RISC-V processor architecture has proven to be highly successful, one of the features that it hasn't yet supported with the Linux kernel to this point has been…
Abstract: Functional safety is a key requirement in several application domains in which microprocessors are an essential part. A number of redundancy techniques have been developed with the common purpose…
Abstract - Domain-specific architectures (DSAs) or hardware accelerators are typical innovations that are leading computer architecture into a new golden age. In a heterogeneous system, these tailored processors (accelerators) are…
StarFive VisionFive 2 RISC-V SBC review, including a demo of an engineering release of Debian, and of Python GPIO control. My previous “Explaining RISC-V” video is here: https://www.youtube.com/watch?v=Ps0JF... More information…
Dan is joined by Doug Norton, VP of Business Development for Inspire Semiconductor, an Austin-based high performance computing chip design company. He is also the President of the Society of HPC Professionals,…
Written in RISC-V assembly, this tiny Forth port is open source and fully functional on the Longan Nano microcontroller. Developer Alexander Williams has written and released a "tiny hand-written" port…
Top Of The News Google announced it will support the RISC-V architecture with the Android open-source operating system. In a keynote at the RISC-V Summit, Lars Bergstrom, Google’s director of engineering for the Android Platform Programming Languages,…
In a time when Raspberry Pi’s are few and far between, alternative options such as the MangoPi MQ-PRO are increasingly interesting. In this review we cover the features, functionality and…
As RISC-V continues to increase in popularity, many businesses are now turning to the processor architecture, including Google, which has just recently announced that RISC-V will become a major platform…
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design. When the Meltdown and Spectre vulnerabilities were first uncovered in 2018, they heralded an…
A friendly introduction to the core concepts in the RISC-V “V” Vector Extension, version 1.0. While the basic idea of vector processing is simple, the details can get complex. The…
I am excited to announce that I will be giving a talk at the HiPEAC conference on the RISC-V ISA for posit arithmetic! HiPEAC is a leading conference in the…
Espressif Systems (SSE: 688018.SH) today announces the upcoming release of its latest SoC, ESP32-P4. It is powered by a dual-core RISC-V CPU with an AI instructions extension, an advanced memory…
Ventana Micro Systems announced that it will be presenting at the Consumer Electronics Show being held in Las Vegas (CES) between Jan. 5-8 the Veyron V1, the first RISC-V processor to provide performance that…
Abstract - The execution of machine learning (ML) algorithms on resource-constrained embedded systems is very challenging in edge computing. To address this issue, ML accelerators are among the most efficient…
Ventana Micro Systems Inc. announced today that it will be presenting at the Consumer Electronics Show being held in Las Vegas (CES) between Jan. 5-8 the Veyron V1, the first RISC-V processor to provide performance…
RISC-V is an open, royalty-free chip architecture positioned as an alternative to the ARM and x86 chips that dominate the PC, mobile, server, and embedded spaces. And it’s been picking…
Automated Test Generation Verification IP Elements Focus on Difficult Scenarios for Broad Range of Processor Cores and SoCs. Breker Verification Systems, the leading provider of advanced test content synthesis solutions,…
Google's keynote at the RISC-V Summit promises official, polished support. Over the holiday break, the footage from the recent "RISC-V Summit" was posted for the world to see, and would you believe…
In a recent guest editorial here on EE Times, legendary professor David Patterson wrote about busting the five myths around the RISC-V instruction set architecture (ISA). At the recent RISC-V Summit organized by RISC-V…
Mouser Electronics, the industry’s leading New Product Introduction (NPI) distributor with the widest selection of semiconductors and electronic components, is now stocking the RZ/Five-RISC-V microprocessor (MPU) from Renesas Electronics. Expanding upon…
US startup Sonical Sound Solutions is launching an ‘app store’ for headphones and hearables at CES this week ahead of a high performance, low power RISC-V chip. The apps run…
With the Pixel 6 series, Google began developing its in-house Tensor SoC. But that wasn’t the first time the search giant used a piece of custom silicon in its smartphones –…
Chip designer Arm is rapidly expanding its automotive business, amid mounting competition from open-source rival RISC-V. Revenue from the segment has doubled since 2020, the Financial Times reports. Dennis Laudick, VP of automotive…
How often have we had to learn a new processor architecture and development environment because our new project requires more horsepower and speed than previous projects? Experience teaches us that…
The D1 is Allwinner's first SoC based on a RISC-V core design. While the Allwinner D1 isn't powerful at all, it's appearance in low-cost boards, RISC-V based design, and the…
Modern operating systems (OSes) have unfettered access to application data, assuming that applications trust them. This assumption, however, is problematic under many scenarios where either the OS provider is not…
Abstract: While neural network (NN) accelerators are being significantly developed in recent years, CPU is still essential for data management and pre-/post-processing of accelerators in a commonly used heterogeneous architecture,…
Abstract: The complexity of modern system-on-chip (SoC) designs and the ever shortened time-to-market (TTM) makes the third-party intellectual property (3PIP) a cornerstone in the modern SoC supply chain. Various 3PIPs…
Abstract: Power efficiency has become a nonneglected issue of modern CPUs. Therefore, accurate and robust power models are highly demanded in academia and industry. However, it is hard for existing…
Abstract—Due to the closed source, expensive nature of digitaldesign tools and licensing cost of System on Chip (SoC) IPsfor ASIC, the hardware industry lacks innovation and designreuse. In the last…
With the Intel® Pathfinder for RISC-V* program, Intel launched a development environment that enables companies of all sizes to start their RISC-V journey. Codasip makes its L31 RISC-V embedded core available to the embedded…
Catch up on some of the technology and industry trends we’ve noticed from 2022. This last year, 2022, has been filled with tons of new technology and events that made…
It’s the last day of the year and the time to look at some of the highlights of 2022, some traffic statistics from CNX Software website, and speculate on what…
On this Episode of Embedded Insiders we’re joined by Founder and CTO of Croquet, David Smith, to discuss the company’s Portals technology which is designed to securely connect 3D, web-based spaces where…
Bouffalo Lab BL616/BL618 is a 32-bit RISC-V wireless microcontroller with support for 2.4 GHz WiFi 6, Bluetooth 5.2 dual-mode, and an 802.15.4 radio for Zigbee, Thread, and Matter designed for…
The Lichee RV 86 Panel is a RISC-V powered Linux computer complete with screen! It comes as a low cost kit with everything you need including the Lichee RV module.…
Greater performance demands of safety-critical, real-time systems require hardware and software components that can integrate the complexity required while adhering to stringent safety verification processes. With the EU-funded SELENE project, BSC researchers have risen…
Tencent Holdings is the latest Chinese tech firm to join RISC-V International, the world’s largest open-source processor architecture group, as China faces growing US exports restrictions in semiconductor technologies. The…
Every year holds a number of surprises, and change provides an opportunity to innovate and gain advantage over those who are slower to adapt. Change creates opportunity, but not every…
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages. RISC-V cores are beginning to show up in heterogeneous SoCs and packages, shifting from one-off standalone designs…
In a bid to bring RISC-V to the high-performance, data center computing space, Ventana announced their Veyron family, a series of processors positioned to offer the flexibility needed to drive…
Systems with RISC-V cores often include multiple types of other processors and accelerators. Peter Shields, product manager for Tessent at Siemens Digital Industries Software, talks about what’s needed for debug…
The economy and the event business aren’t strong, but the RISC-V Summit drew about 1,000 people to San Jose, California, this week to hear the latest on the open-source processor. RISC-V International CEO…
The RISC-V processor architecture changes were merged this week for the Linux 6.2 cycle. While RISC-V has been seeing a lot of new kernel development in recent months, for the Linux 6.2…
The European Union will release €270 million in funds as it tries to attain technology independence by building chips based on the open RISC-V instruction set architecture. The EuroHPC Joint…
Imagination Technologies, a supplier of GPUs, artificial intelligence (AI) accelerators and CPU cores, has consolidated its commitment to the rapidly expanding open-standard RISC-V ecosystem by upgrading its membership to the…
At the annual summit, leaders in the RISC-V community had much to say about RISC-V taking over the world. The RISC-V Summit, running from December 12 to 15 this week in…
Colorado Springs, Colo. and Stockholm, Sweden — IAR Systems, a leader in software and services for embedded development, and CAES Gaisler Products, a leader in fault-tolerant processor development, are pleased to announce a…
COMMENT As Qualcomm tries to fight off a lawsuit from Arm demanding Qualcomm destroy its custom cores, the Snapdragon giant has signaled it may have a bigger future with RISC-V. And…
At this year’s RISC-V Summit, stakeholders rolled out solutions revolving around verification, security, and software-defined SoCs. This week is the annual RISC-V Summit in San Jose, CA, where many of the major…
Intel Pathfinder for RISC-V has launched an exciting array of new features as well as continues to grow a healthy ecosystem around the initiative. Designed for SOC architects and system…
Part 2 looks at more companies that are on track to adopt the RISC-V architecture for new applications ranging from robotics to home automation. This gallery is part of TechXchange: RISC-V: The…
I will be honest with you. For years, I didn't quite understand all the attention that the RISC-V ecosystem or the solutions were getting. I saw very small CPU cores…
T-Head, the chip unit of Chinese e-commerce giant Alibaba, demonstrated Android compatibility on its RISC-V chips on Wednesday at its RISC-V Summit 2022 event. Running natively on T-Head’s prototype chipset…
Siemens Digital Industries Software says its Sokol Flex OS software now supports RISC-V embedded development with the availability of one of the industry’s first commercially supported, extensible, and customisable Linux…
With four RISC-V cores running at 2.5GHz and up to 16GB of RAM, the compact Lichee Module 4 A aims to outperform Raspberry Pi's best board. Embedded computing specialist Sipeed…
London, England – 14th December 2022 – Imagination Technologies announces it has upgraded to the Premier RISC-V International membership level, further establishing its commitment to drive growth for the RISC-V ecosystem. At this Premier level, Shreyas…
PLANO, TEXAS, December 12, 2022 - Siemens Digital Industries Software today announced that its Sokol™ Flex OS software now supports RISC-V embedded development with the availability of one of the…
December 14, 2022 - Recently, StarFive Technology has completed production and testing of the first batch of VisionFive 2 SBCs, which has started shipment and will be delivered to customers…
SAN FRANCISCO, December 13, 2022 – CHIPS Alliance, a Linux Foundation project and leading consortium advancing common and open hardware for interfaces, processors and systems, announced that Caliptra, the open source root…
In a little over a decade, RISC-V has arguably become at least the third most important instruction set architecture (ISA) for future applications of computing. In the next few years,…
CUPERTINO, Calif. – December 13, 2022 – Ventana Micro Systems Inc. today announced its Veyron family of high performance RISC-V processors. The Veyron V1 is the first member of the…
Dec-12, 2022 RISC-V Summit, San Jose, Silicon Valley, California, USA - Today Ashling announced availability of Vitra-XS their newest member of the Ashling probe family. Vitra-XS is a debug &…
Bristol, UK – December, 12 2022 – XMOS today reveals a RISC-V compatible architecture for the fourth generation of its xcore platform. The collaboration delivers the flexibility to define entire systems…
Munich, Germany – December 12, 2022 – Codasip, the leader in processor design automation and RISC-V processor IP, today launched SecuRISC5, a Codasip initiative to provide its customers with safe…
Oxford, United Kingdom – December 12th, 2022 – Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced the latest updates to ImperasDV to support the rapid growth in RISC-V verification…
CHANDLER, Ariz. – December 8, 2022 – Mid-range FPGAs and System-on-Chip (SoC) FPGAs have played a major role in moving computer workloads to the network edge. Microchip Technology (Nasdaq: MCHP) has helped fuel…
Oxford, United Kingdom – December 8th, 2022 – Imperas Software Ltd.,the leader in RISC-V simulation solutions, today announced that Imagination Technologies, a global technology leader in silicon IP (intellectual property), has approved the…
Munich, Germany – December 7, 2022 – Codasip, the leader in processor design automation and RISC-V processor IP, today announced the establishment of Codasip Labs as an innovation hub within the…
SAN JOSE, CA – December 7, 2022 – Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V…
SAN JOSE, CA - December 7, 2022 - Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V…
SAN JOSE, CA – December 7, 2022 – Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V…
SAN JOSE, CA - December 7, 2022 - Andes Technology, a leading supplier of high-performance, low-power 32/64-bit RISC-V processor cores and founding premier member of RISC-V International, and Parasoft, a global…
Oxford, United Kingdom – December 7th, 2022 – Imperas Software Ltd.,the leader in RISC-V simulation solutions, announced today that MIPS, a leading developer of highly scalable RISC processor IP, has selected Imperas…
Amsterdam, The Netherlands – December 6, 2022 – Solid Sands, the world-leading provider of testing and qualification technology for compilers and libraries, will share its knowledge of how to qualify C…
The previous article was a ‘look back’ at the computation paradigm and the context in which RISC-V has emerged as a new player. In this article, we ‘look sideways’ and in the…
Imperas reference models for Andes expanded with Andes Custom Extension™ support and design flow integration for leading EDA environments, plus new AndesCore® N25F-SE core for functional safety applications. Imperas Software…
DFRobot UniHiker is a STEM education platform with a 2.8-inch touchscreen display, a Rockchip RK3308 quad-core Cortex-A35 processor, a GD32V RISC-V microcontroller, WiFi and Bluetooth connectivity, as well as various…
CEVA, a licensor of wireless connectivity and smart sensing technologies, is to make its CEVA-BX1 and CEVA-BX2 Audio DSPs and audio front-end software stack available for commercial developers through the…
Disclosure: Some links on this page are monetized by the Skimlinks, Amazon, Rakuten Advertising, and eBay, affiliate programs. All prices are subject to change, and this article only reflects the prices available at time…
The Sipeed M1s is a compact module integrating the Bouffalo Lab BL808 RISC-V SoC module along with a NPU. The device also provides WiFi/BL, 802.15.4 Zigbee connectivity and support for interfaces such…
The Codasip University Program joins Intel® Pathfinder For RISC-V Codasip, the leader in processor design automation and RISC-V processor IP, today announced it is collaborating with Intel® to enable undergraduate…
Oxford, United Kingdom – December 5th, 2022 – Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Simon Davidmann has been elected as Chair of the OpenHW Verification Task Group…
Amsterdam, The Netherlands – December 2, 2022 – Solid Sands, the world-leading provider of testing and qualification technology for compilers and libraries, announces a major new update to SuperGuard, the world’s…
Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced the Imperas RISC-V Summit Kickoff Party 2022. Start off the RISC-V Summit right, with a night of…
CAES, a leader in advanced mission-critical electronics for aerospace and defense, announced that it has won its first commercial U.S.-based license for its RISC-V/NOEL-V processor IP with Idaho Scientific, based in Boise, Idaho.…
Oxford, United Kingdom – November 29th, 2022 – Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced that Andes Technology Corp., a leading supplier of performance-efficient and extensible 32/64-bit RISC-V processor cores…
Montpellier, France – November 28, 2022 – Cortus, an innovative French fabless semiconductor manufacturing group today announces two new RISC-V microcontrollers (MCUs). They are designed for ease of use, and…
Axiomise’s Dr. Ashish Darbari dispels a host of myths to highlight the advantages of formal verification for IC design. What you’ll learn: How formal verification is able to find bugs…
With the growing demand for applications that require multiple cores and AI, ML, and computer vision capabilities, faster and power-efficient processing is essential. At the same time, companies are looking…
The RISC-V member @Secure-IC has announce the acquisition of @Silex Insight security business (also a RISC-V member) to accelerate its Chip-To-Cloud plan and develop the next-generation of embedded cybersecurity solutions…
RISC-V, the open-standard Instruction Set Architecture (ISA) conceived by UC Berkeley developers in 2010, is going from strength to strength. The RISC in RISC-V stands for Reduced Instruction Set Computer,…
With the release of the P670 and P470 RISC-V processors, SiFive plans to deliver competitive alternatives to legacy technologies for the wearables, smart home and AR/VR markets. The new processors…
A high end ray tracing graphics core is shipping with a customisable RISC-V core from German developer Codasip as the first step to integrated low power AR chips. SiliconArts in…
SEGGER’s J-Trace PRO with streaming trace, Live Code Profiling, and Live Code Coverage now supports all E-Series SiFive RISC-V cores with the BTM trace module. J-Trace PRO RISC-V, with its SuperSpeed USB 3.0 interface, enables…
Antmicro uses open source to introduce pragmatic innovation into areas which have traditionally been heavily reliant on proprietary technologies such as ASIC and FPGA. Due to high complexity and long…
Microsoft’s new Windows Dev Kit 2023 is a $600 mini PC with 32GB of RAM, a 512GB PCIe NVMe SSD, and the most powerful Qualcomm Snapdragon processor to date… but it’s still not…
Andes Technology has unveiled the high-end AndesCore AX60 series out-of-order 64-bit RISC-V processors at the Linley Fall Processor Conference 2022 with the new cores designed for compute-intensive applications such as…
The Android Open Source Project (AOSP) has been ported to the RISC-V processor architecture in a key move for the technology. Upstream enablement of RISC-V has started within AOSP which…
SiFive has announced two new RISC-V Performance cores with the P670 and P470 processors with RISC-V Vector Extension for AI/ML, media and sensor processing, and designed for high volume applications…
Aiming to usurp Arm processors in size-constrained, compute hungry designs like wearables, SiFive has expanded its RISC-V “Performance” line of processors. The momentum for RISC-V continues to grow, as a…
SiFive announced a pair(opens in new tab) of new high-performance RISC-V(opens in new tab) processors aimed at what it calls "next-generation wearables and smart consumer devices." Known as the P670 and P470, the processors…
We’ve seen two announcements of high-end RISC-V cores this week with the SiFive P670 and Andes AX65 processors each with a 4-way out-of-order pipeline, but Alibaba’s T-Head Semiconductor Xuantie C908 is a little different…
Another RISC-V development system has become available — this time with an Allwinner D1s processor on board in a package designed to teach programming. The DongshanPI-D1s, brought to our attention by CNX-Software(opens in…
The DongshanPI-D1s development board is comprised of a soldered-on Allwinner D1s RISC-V system-on-module board (SoM) and a carrier board with two 40-pin headers and a 2.0mm dedicated header. This development…
RISC-V computing startup SiFive, Inc., announced two new products that address the need for high performance and efficiency in small-size, high-volume applications like wearables, smart-home devices, industrial automation, AR/VR, and…
“P670 and P470 are specifically designed for the most demanding workloads for wearables and other advanced consumer applications,” said SiFive v-p Chris Jones. “We have optimised these RISC-V Vector-enabled products…
A crucial advancement for the technology is the porting of the Android Open Source Project (AOSP) to the RISC-V processor architecture. The AOSP has begun enabling RISC-V upstream, which will…
SiFIve has developed two families of RISC-V cores with vector processing for high volume applications such as wearables, smart home, industrial automation, AR/VR, and other consumer devices. The Performance P670…
Ubuntu continues expanding RISC-V support – now, the $17 Sipeed LicheeRV | Tobias Mann, The Register
As progress revealed on Android port to the open ISA. Canonical has brought its Ubuntu Linux operating system to another RISC-V system: this week, Sipeed's LicheeRV single board computer. The…
A burgeoning ecosystem is driving a virtuous spiral of choice and innovation. RISC-V has been around for some time now, and if you are here it’s because you have heard…
Designed for less-computationally-demanding workloads, this 32-bit RISC-V chip is priced extremely aggressively. WCH Electronics has launched a new, low-cost RISC-V microcontroller chip running at up to 48MHz and which is…
Clockwork’s uConsole is a modular handheld computer with a 5-inch display, a built-in keyboard, and based on a carrier board supporting various Arm or RISC-V modules compatible with the Raspberry…
In addition to supporting the SiFive HiFive Unmatched, Allwinner D1 Nezha, and VisionFive RISC-V board support, Canonical has formally announced Ubuntu 22.10 for the LicheeRV as a $16~19+ RISC-V board. Back in September…
A new technical paper titled “On the Feasibility of Remotely Triggered Automotive Hardware Trojans” was written by researchers at Georgia Tech. “In this paper, we discuss how Hardware Trojans can…
Company hopes to match or even exceed x86 and Arm performance for data center infrastructure and applications. The data center is becoming more heterogeneous in terms of customized processors, accelerating…
WCH CH32V003 is a new ultra-cheap RISC-V microcontroller (MCU) clocked at 48 MHz with 2KB SRAM, 16KB flash, and a bunch of interfaces that sells for under 10 cents in…
IE speaks to RISC-V team that has already shipped more than 10 Billion cores across the globe. The RISC-V is relatively a new chip in town (pronounced Risk Five). The process is…
Using a new Rust-based operating system, Google aims to secure ambient machine learning on embedded hardware. Researchers at Google recently announced a mathematically-secure platform, KataOS, optimized for embedded ML applications. The Alphabet…
Kinetic Kudu is finally here. The latest release of popular Linux distribution Ubuntu 22.10 has been announced for general release. This time there's quite a lot that’s new, including an excellent antelope-based…
Espressif Systems ESP8684 is a single-core RISC-V microcontroller with 2.4 GHz WiFi 4 and Bluetooth 5.0 LE (BLE) connectivity that also integrates 1, 2, or 4MB flash into a tiny…
KataOS is more secure Search engine outfit Google has shown off its KataOS, a new secure operating system for embedded open-source RISC-V chips. Google's KataOS is written "almost entirely in…
Andes Technology has introduced safety-enhanced RISC-V CPU intellectual property, claiming it to be “the first to certified to be fully compliant with ISO 26262 functional safety standards for the development…
Pine64 announced a few days ago their latest SBC based on a dual-core RISC-V processor. The compact Ox64 is enabled with Wi-Fi 4.0, Zigbee BL5.0 in addition to an AI…
Systematic failures and random hardware failures can be mitigated by development process and safety designs of the safety-enhanced N25F-SE HSINCHU, TAIWAN, Oct. 17, 2022 (GLOBE NEWSWIRE) -- Andes Technology, a…
IAR Embedded Workbench for RISC-V provides full core support for the recently introduced SiFive Automotive E6-A and S7-A products Uppsala, Sweden – October 17, 2022 – IAR Systems®, the world leader…
IAR Systems has added support for the latest RISC-V automotive CPU IP from SiFive to its embedded tools. The IAR Embedded Workbench for RISC-V now supports the SiFive E6-A and…
Pine64 announced a few days ago their latest SBC based on a dual-core RISC-V processor. The compact Ox64 is enabled with Wi-Fi 4.0, Zigbee BL5.0 in addition to an AI…
Smart devices need better security and Google thinks KataOS, written in the Rust programming language, could help. Google has unveiled KataOS, an early exploration into a new secure operating system…
IAR Systems has added support for the latest RISC-V automotive CPU IP from SiFive to its embedded tools. The IAR Embedded Workbench for RISC-V now supports the SiFive E6-A and…
Andes Technology has launched a safety-enhanced 32bit RISC-V CPU IP that it says is the first to be certified as fully compliant with ISO 26262 functional safety standards for the…
When talking about processors, x86 and ARM are the two terms that come up the most, especially if we're talking about recent devices. But there are many more architectures out…
Earlier this month RISC-V International announced that ROMA, claimed to be the world’s first native RISC-V development laptop, is powered by Alibaba T-Head’s TH1520 system-on-chip (SoC). The first 100 premium…
French processor designer Tiempo Secure has developed secure IP based on the RISC-V open instruction set. The TESIC Secure Element IP uses the RV32IMCB 32bit RISC-V specification to adopt a…
A new technical paper titled “Advanced Embedded System Modeling and Simulation in an Open Source RISC-V Virtual Prototype” was published by researchers at DFKI GmbH and University of Bremen. Abstract…
The Horse Creek board features a SoC with 4x SiFive P550 cores manufactured on the Intel 4 production nodes. Intel integrated 8 GB of DDR5-5600 RAM as well as a…
San Jose, Oct. 10, 2022 (GLOBE NEWSWIRE) -- Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding…
Alibaba's RISC-V SoC will power the ROMA development laptop, the industry’s first RISC-V offering. Of all the developments in the computing industry, the RISC-V movement is arguably the most considerable…
When SiFive introduced its Performance P550 64-bit RISC-V processor in 2021, we were told that Intel would use it in the Horse Creek platform with “leading-edge interface IP such as DDR and…
The Raspberry Pi Pico W has a new competitor in the form of Pine64’s upcoming Ox64, spotted by CNX Software(opens in new tab), which uses the increasingly popular RISC-V architecture to pack a lot…
With 64MB of RAM and up to 16MB of flash, this low-cost embedded machine features an unusual chip design. Open hardware specialist PINE64 has announced a new low-cost single-board computer…
Pine64 Ox64 is an upcoming single board computer powered by Bouffalo Lab BL808 dual-core 64-bit/32-bit RISC-V processor with up to 64MB embedded RAM, multiple radios for WiFi 4, Bluetooth 5.0,…
The Intel “Horse Creek” developer board is compact computer board featuring 8GB of DDR5 memory, a PCIe 5.0 slot and SD card reader for storage, and support for Linux-based software.…
Over the last months, ARM has pulled licenses from the ARM server-focused company, Nuvia, because of Qualcomm’s acquisition of that company. Then, recently, it sued Qualcomm to block the use…
With global stocks of Raspberry Pi not being so plentiful, Raspberry Pi alternatives are becoming more and more attractive to makers. StarFive’s VisionFive 2 RISC-V SBC that crowdfunded over the summer is finally available…
ANALYSIS Arm might not think RISC-V is a threat to its newfound foothold in the datacenter, but growing pressure on Chinese chipmaking could ultimately change that, Forrester Research analyst Glenn O'Donnell…
The StarFive VisionFive 2 is a single-board computer with a quad-core RISC-V processor, an integrated GPU, an HDMI 2.0 port with support for 4K video and up to 8GB of…
The ROMA RISC-V laptop was announced this summer with an unnamed RISC-V processor with GPU and NPU. We now know it will be the Alibaba T-Head TH1520 quad-core Xuantie C910 processor clocked…
MikroElektronika has launched a development board for GigaDevice’s GD32VF103VBT6 32bit RISC-V microcontroller in its SiBrain format. Mikroe is the company is behind the ‘Click’ interface format and SiBrain is the…
So, as is hopefully clear to everybody, the major version number change is more about me running out of fingers and toes than it is about any big fundamental changes.…
IC intellectual property company SiFive has licensed Segger’s emRun++ C++ library for Risc-V, a library optimised for GCC/LLVM-based tool chains and embedded systems, based on the emRun and emFloat runtime…
Designed as an alternative to floating-point numbers, posits may prove key to boosting machine learning performance. A team of scientists at the Complutense University of Madrid has developed the first…
A new technical paper titled “RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures” was published by researchers at Politecnico di Torino (Italy), Univerity of Tor Vergata (Italy), and University of Twente…
Designed specifically for ROS 2, the roscore-v RISC-V microcontroller promises reduced latencies and new real-time capabilities. Performance-boosting specialist Acceleration Robotics has announced a partnership with Germany's PlanV, which will see…
SiFive RISC-V chips are being used by Google to run some of its AI workloads and tested in Google datacentres. SiFive's Intelligence X280 is a multi-core RISC-V design with vector extensions.…
SiFive is creating a lineup of compute IP for MCUs, MPUs, and soon, SoCs, as well as vector-processing solutions tailored for automotive applications. The first automotive family cores will become…
ST to make European octacore RISC-V space chip with selectable cores | Nick Flaherty, EE News Europe
Space system designer CAES has built the first eight core fault tolerant chip that is selectable between different architectures, including RISC-V. The radiation hardened GR765 System-on-Chip (SoC) is the first user selectable…
Arm has been making power efficient processors for decades. RISC-V is relativity new and many parts of its specifications aren't even ratified, but that hasn't stopped chip designers making RISC-V…
Two European companies are developing a microcontroller chip using the open source RISC-V instruction set that is optimised to run the latest Robot Operating System (ROS2). The roscore-v project aims…
Cor, that's a shot in the arm for this upstart CPU ISA RISC-V chip biz SiFive says its processors are being used to manage AI workloads to some degree in…
Google is using the RISC-V-based SiFive Intelligence X280 processor in combination with the Google TPU, as part of its portfolio of AI chips. Fabless chip designer SiFive said that it…
German RISC-V core designer Codasip has joined the OpenHW group to push for advances in the verification of RISC-V cores. Codasip has highlighted issues with verification of cores designed with…
When computer architectures change in the datacenter, the attack always comes from the bottom. And after more than a decade of sustained struggle, Arm Ltd and its platoons of licensees…
Oracle on Tuesday marked the release of Java 19 (JDK 19), the latest iteration of the popular general purpose programming language. In its evangelizing slide deck accompanying this release, Oracle…
Renesas claims the industry’s first RISC-V MCU for advanced motor control, delivering a pre-programmed ASSP for a variety of applications. Renesas Electronics Corp. has claimed the industry’s first RISC-V microcontroller…
Pre-programmed motor control ASSP eliminates RISC-V related tools and software investment, making it easier to target applications such as home and building automation, healthcare devices, and drones. Renesas Electronics Corporation…
SoC.one Inc and Imagination Technologies have formed a strategic alliance to accelerate the adoption of RISC-V in the automotive design cycle. With the electrification of cars changing how they are…
SiFive, Inc. the founder and leader of RISC-V computing, today announced three products as part of the first phase of a long-term roadmap and portfolio designed to meet the specific needs…
Designed to outperform even RISC-V chips with the recently-ratified vector extensions, ztachip can boost performance by up to 50x. Embedded developer Vuong Nguyen has released an open source RISC-V accelerator…
RISC-V is a topic that garners lots of interest, but RISC-V itself is nothing more than a scalable, open-source instruction set definition. It’s the implementation that makes things interesting. Though…
Responsible for inventions from wireless headphones to portable computers, space exploration has long been a field responsible for driving significant technological innovation. Today, NASA is fervently continuing this trend as the…
In yet another win for RISC-V, Intel has released a program to bolster the pre-silicon development of RISC-V devices. Emerging as a small project out of UC Berkeley in 2010, the…
French IP developer Dolphin Design has teamed up with Sonical in the US on the design of a platform for the next generation of chips and operating system for hearables…
SiFive, a startup developing IP based on the RISC-V architecture, said NASA has selected it to supply the core CPU for the agency's next high-performance spaceflight processor, a big win…
NASA pens deal with SiFive, Microchip. NASA’s new High-Performance Spaceflight Computer (HPSC) will be powered by a custom RISC-V-based processor, it has been revealed. The product of a collaboration between SiFive…
Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today announced Andes’ Entry-Level RISC-V…
Renesas Electronics has developed the industry’s first RISC-V MCU specifically optimized for motor control systems. The R9A02G020 is a pre-programmed application specific standard product (ASSP) based on a 32bit RISC-V…
Renesas Electronics has introduced the industry’s first RISC-V MCU specifically optimised for advanced motor control systems. The solution provides customers with a ready-to-use, turnkey solution for motor control applications, with…
The RISC-V instruction set architecture (ISA) is increasingly generating interest and momentum within the embedded community. The free and open RISC ISA is driven by open collaboration with the goal…
RISC-V based ASSP Offered in Collaboration with Ecosystem Partners Delivers Complete, Production-Ready Motor Control System Solution. Renesas Electronics Corporation (TSE: 6723), a premier supplier of advanced semiconductor solutions, today introduced…
Designed to replace existing systems still using a processor design from 1997, the RISC-V-powered chip will offer 100 times the performance. NASA has confirmed a partnership with Microchip and SiFive…
NASA has chosen these CPUs to power its next generation of spaceflight computers | Liam Tung, ZD Net
NASA selects RISC-V chip designer SiFive to help replace its aging and over-designed spaceflight computers. NASA has selected SiFive, a US chip startup that designs RISC-V CPUs, to provide the…
Recently, Chinese giant Alibaba Cloud unveiled a new RISC-V development platform that it hopes will continue to push developers into the field of RISC-V. What challenges does RISC-V currently present…
SiFive X280 delivers 100x increase in computational capability with leading power efficiency, fault tolerance, and compute flexibility to propel next-generation planetary and surface missions. SiFive, Inc., the founder and leader…
After more than two decades, the space agency's PowerPC love affair appears to be at an end. Chip designer SiFive said Tuesday its RISC-V-compatible CPU cores will power NASA’s just-announced…
As if Intel testing the RISC-V waters wasn’t news in itself, the semiconductor behemoth’s Intel Pathfinder for RISC-V initiative is now making the headlines. RISC-V is an open standard instruction…
Intel Pathfinder for RISC-V aims to transform the way SOC architects and system software developers define new products. It allows for a variety of RISC-V cores and other IP to…
New Intel Pathfinder for RISC-V platform enables developers to create their own products using RISC-V cores and IP from the partner ecosystem, instantiate on FPGA and simulator platforms, and run…
No more not-invented here for the chip giant when it comes to processor architectures. Much like IBM after the PC architecture ran away from it and almost collapsed Big Blue’s…
SoC.one Inc., a leading provider of cloud-native System on Chip (SoC) design enablement, today announced support for Intel® Pathfinder for RISC-V*, a rapid prototyping and development platform for the RISC-V ecosystem.…
Intel launched the Pathfinder development kit for RISC-V on August 30 to transform the way SOC architects and system software developers define new products. Vijay Krishnan, general manager, RISC-V Ventures…
Manufacturers in the computing industry use RISC-V to create custom designs in RISC-V processor-based architectures. Andes Technology is one such company introducing safe and secure computing on its AndesCore 25-Series 32/64-bit CPU…
Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, reveals its contribution…
Intel has used significant amounts of European technology in its Pathfinder RISC-V development kit. The kit allows for a variety of RISC-V cores and other IP to be instantiated on…
PINE64 has published the first pictures of its upcoming Star64 RISC-V single-board computer, a quad-core 64-bit Linux-capable gadget it hopes will offer competition to StarFive's crowdfunded VisionFive 2. "Just three…
Founded in 2015 with only 29 members, the RISC-V Foundation, a nonprofit organization, was chartered to standardize and promote the free and open RISC-V instruction set architecture (ISA), along with its…
New Integrated Development Environment for RISC-V includes Imperas simulator and reference model as a fixed platform kit for software development and architectural analysis Imperas Software Ltd., the leader in RISC-V…
SoC.one Inc., a leading provider of cloud-native System on Chip (SoC) design enablement, today announced support for Intel® Pathfinder for RISC-V*, a rapid prototyping and development platform for the RISC-V ecosystem.…
Chinese startup LeapFive recently announced the NB2 SoC, a RISC-V platform specifically designed to accelerate artificial intelligence applications (AI) with accelerated vision and audio processing capabilities. The company claims the NB2 will…
MIPS, a leading developer of highly scalable RISC processor IP, announced it is working with Intel to accelerate innovation in open computing. As part of this effort, MIPS' eVocore is being incorporated…
Crypto Quantique, a specialist in quantum-driven cyber security for the internet of things (IoT), announces that the company’s QDID silicon IP block has been selected for the recently announced Intel®…
Check Point® Software Technologies Ltd. (NASDAQ: CHKP), a leading provider of cyber security solutions globally, has announced a new collaboration with Intel Corporation. Check Point Quantum IoT Protect will be made available within Intel’s new…
StarFive Tech has taken to Kickstarter this month to launch their new open source quad-core RISC-V dev board in the form of the VisionFive 2. Providing developers, enthusiasts and hobbyists with a high…
NSITEXE, Inc. (Head Office: Minato-ku, Tokyo, President and CEO: Yukihide Niimi, hereinafter “NSITEXE”), in collaboration with OTSL Inc. (Head Office: Nagoya, Aichi, Japan; President: Shoji Hatano, hereinafter “OTSL”), Kyoto Microcomputer…
At least two upcoming single-board computers will be powered by StarFive’s new JH7110 processor featuring four RISC-V CPU cores and Imagination BXE-4-32 graphics, the Star64 board from Pine64, and the VisionFive 2 from StarFive.…
Pine64 Star64 is an upcoming single board computer (SBC) powered by StarFive JH7110 quad-core 64-bit RISC-V processor equipped with an Imagination BXE-4-32 GPU, and in a form factor similar to…
With the Star64 and VisionFive 2 single board computers, we’ve already got two hardware platforms based on the StarFive JH7110 quad-core RISC-V processor, but somehow we did not get the detailed specifications of the…
Chinese RISC-V processor IP company Nuclei System Technology has raised hundreds of millions of yuan (100 million yuan is about US$15 million) in an additional funding round. The money will…
August 23 witnessed a significant breakthrough in the RISC-V industry. StarFive, the leader of the RISC-V software and hardware ecosystem, held its 2022 online Product Announcement and unveiled two new…
Yesterday, Pine64 made an announcement about the Star64 Single Board Computer (SBC) prototype. The company mentioned this SBC will be powered with the RISC-V based StarFive JH7110 64-bit processor. The processor integrated…
More companies continue to leverage RISC-V, a free open source instruction set architecture, to push innovation in GPUs and real-time CPU devices. As a free and open instruction set architecture…
At RISC-V Summit China 2022, Alibaba Group's chip design subsidiary,T-Head Semiconductor, launched the Wujian 600 development platform based on the open-source architecture. According to the company, the development platform supports…
Edge SoCs coming Alibaba Cloud has released a development platform to help engineers building high-performance Systems-on-Chip (SoC) silicon based on the RISC-V open architecture. Alibaba Cloud wants its Wujian 600…
FPGA specialist Dragon Li Studio is looking to launch a "resource-rich" open source development board with an integrated RISC-V system-on-chip (SoC): the Bajiu Lite. "Bajiu Lite is a resource-rich FPGA…
The humble soldering iron has come a long way. From a simple piece of hot metal which melts a mixture of tin and lead, to RISC-V powered, temperature controlled precision…
The Wujian 600 chip development platform will help developers build systems-on-chip to support edge applications such as home robots, medical imaging and video conferencing. Alibaba Cloud has unveiled a chip…
Chinese e-commerce giant Alibaba’s cloud arm launched a new chip development platform called Wujian 600 on Wednesday. The platform was created for developers to design system-on-chips (SoCs) used for AI…
Alibaba Cloud, the cloud business of Chinese giant Alibaba, has launched a development platform for edge AI chips based on the RISC-V open standard instruction set and IP from Imagination…
Imagination Technologies announces that its IMG B-Series GPU and PowerVR Series3NX NNA cores have been licensed for the latest RISC-V-based SoCs of Alibaba Group’s T-Head Semiconductor for AIoT (Artificial Intelligence of Things) applications. Imagination joined the Wujian…
Alibaba Group’s T-Head chip design company has adopted Imagination Technologies B-Series GPU and Series3NX neural network accelerator for an artificial intelligence IoT SoC. The Hertfordshire company joined T-Head’s ‘Wujian platform…
Andes Technology USA Corporation, the headquarters of North America operations of Hsinchu, Taiwan-based Andes Technology Corporation, a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today…
China's Alibaba has released a development platform to help engineers building high-performance Systems-on-Chip (SoC) silicon based on the RISC-V open architecture, which is claimed to also include an optimized software…
Some chip pioneers from the 1980s are raising the ante in modern chip design with new opportunities provided by artificial intelligence and the open-source RISC-V architecture. Untether AI, which was…
A new technical paper titled “Static Hardware Partitioning on RISC-V — Shortcomings, Limitations, and Prospects” was published by researchers at Technical University of Applied Sciences (Regensburg, Germany) and Siemens AG…
While the size of a computer shrank from a mainframe to a watch, an unquestionably remarkable feat, the time to verify these complex designs hasn’t. Neither have bug escapes, even…
The Sept. 8 learning event from Electronic Design will feature in-depth coverage of RISC-V architecture, hardware, software and a robust panel discussion. The open-source RISC-V instruction set architecture (ISA) has…
The NB2 SoC includes four RISC-V cores produced by SiFive, as well as an iGPU, NPU and VPU. LeapFive employed 12 nm nodes to produce the chips and also offers…
The RISC-V architecture continues to gather momentum as organizations make efforts to leverage the open-source ISA technology and innovate with new RISC-V solutions. Amid the chip supply issues over the…
Hardware based on the open-source RISC-V architecture keeps coming, with the latest Chinese vendor going by the name LeapFive, as spotted in the pages of CNX Software(opens in new tab). Its…
StarFive has opened crowdfunding for its second hobbyist-focused RISC-V single-board computer (SBC), the VisionFive 2 — promising a faster device with twice the cores, a GPU, and dual gigabit Ethernet…
Untether AI in Canada has developed a AI device with over 1400 RISC-V processors called Boqueria for ‘at memory’ computing. Boqueria, discussed at the HotChips Conference today, is built on…
As expected, StarFive has officially unveiled the JH7110 quad-core RISC-V processor with 3D GPU and the VisionFive 2 SBC. I just did not expect the company to also launch a Kickstarter…
For those making use of Kexec reboots for booting to a new kernel without fully bringing down the system to reduce the server downtime from POST'ing and other hardware initialization…
The popular free operating system Ubuntu will now be officially available(opens in new tab) on a second line of RISC-V single-board computers, this time the VisionFive(opens in new tab) board from Chinese manufacturer StarFive.…
Last year Chinese company StarFive launched a compact single-board computer called the VisionFive v1 that’s powered by a 1.5 GHz dual-core RISC-V processor. Now the company has unveiled version two and it’s an upgrade…
RISC-V processor IP company Nuclei System Technology Co. Ltd. (Shanghai, China) has raised hundreds of millions of yuan (100 million yuan is about US$15 million) in an additional funding round.…
Last week Canonical announced official Ubuntu RISC-V images for the StarFive VisionFive board while this week they are expanding their supported RISC-V line-up to also include the Nezha single board computer powered…
After SiFive and StarFive, here comes LeapFive RISC-V silicon vendor offering the NB2 quad-core 64-bit RISC-V application processor with GPU, NPU, and vision and audio DSPs capable of running Linux. LeapFive NB2…
This new technical paper titled “Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms” was published by researchers at Intel, North Arizona University and Google, with partial funding from U.S.…
Canonical has been working on RISC-V support for Ubuntu for a while and released Ubuntu 20.04/21.04 64-bit RISC-V images for QEMU and HiFive boards last year. Now the company has released an…
By: Calista Redmond | CEO, RISC-V International It is with deep gratitude that I announce my resignation from RISC-V International as I’ve accepted a new role for the next step…
Vector and Hypervisor extensions are key mandatory components of the RVA23 Profile, addressing math-intensive workloads including AI/ML & cryptography, and enterprise hardware, operating systems and software workloads Santa Clara, Calif.…
Message from RISC-V International The countdown is on! RISC-V Summit North America takes place on October 22-23 at the Santa Clara Convention Center. The Summit is a must-attend event for professionals…
Industry Veteran Brings Software and Hardware Experience to Role Guiding all RISC-V Technical Activities MUNICH, Germany – June 24, 2024 – RISC-V International, the global open standards organization, announced that…
Message from RISC-V International Events are key to the success of RISC-V, where we come together to share the latest developments and build the relationships that move our ecosystem forward. …
On May 18th RISC-V is turning 14! To celebrate we are giving away 14 bundles of the RISC-V Fundamentals Course and RISC-V Foundational Associate Certification (RVFA). We would love to…
MEDIA ALERT: Calista Redmond, CEO of RISC-V International, to Speak at ESD Alliance 2024 CEO Executive Outlook WHO: Calista Redmond, CEO of RISC-V International WHAT: RISC-V International CEO Calista Redmond…
Latest Ratifications Primarily Target Core Areas of Efficiency, Vector, and Virtualization ZURICH – April 4, 2024 – RISC-V International, the global standards organization, today announced that 40 new technical specifications…
WHO: RISC-V International WHAT: RISC-V International will be exhibiting at embedded world 2024, sharing the latest developments from its community and showcasing a range of development boards inside the booth.…
Message from RISC-V International 2024 is now well underway and we have some exciting new developments from our members worldwide! RISC-V is truly a global ecosystem, and last month we…
Message from RISC-V International As we look back on 2023, we wanted to express our gratitude to the entire RISC-V ecosystem. Throughout the year, we witnessed groundbreaking developments, new product…
RISC-V adoption continues to expand across key vertical markets including aerospace, AI/ML, automotive, data center, embedded, HPC, and security Santa Clara, Calif. – Nov. 7, 2023 – At the RISC-V…
Message from RISC-V International Greetings! We’re in the final countdown to RISC-V Summit North America, which runs Nov. 6-8 in Santa Clara, CA. The anticipation and excitement across the ecosystem are…
Message from RISC-V International RISC-V is inevitable! During the past few months, the RISC-V ecosystem has continued to grow globally. We are witnessing incredible adoption, activity, and momentum across a…
Message from RISC-V International The growth and reach of the RISC-V ecosystem continues to inspire me during 2023! We are seeing incredible adoption across a huge number of applications and…
Embedded World, Mar-14 2023, Nuremberg, Germany. Ashling and Imagination Technologies announced today that Ashling’s RiscFree SDK will provide software development support for Imagination’s Catapult RISC-V-based IP cores. RTXM-2200 is the…
RISC-V Momentum We’re off to an incredible start in 2023! We have already ratified several extensions and are on course to complete six ratifications in the first quarter including Profiles.…
First-ever RISC-V Summit Europe Will Demonstrate Technical and Commercial Momentum Across Industries
The Barcelona RISC-V Summit from June 5-9 to focus on industries such as Automotive, High Performance Compute/Data Center, and Security; Call for Submissions and Sponsorships now open BARCELONA, Spain…
Recipients Selected from Tens of Thousands of Engineers Working on RISC-V Initiatives Globally San Jose, Calif. – Dec. 21, 2022 – RISC-V International, the global open standards organization, announced the…
RISC-V Summit brings together the global RISC-V community after a banner year San Jose, Calif. – Dec. 13, 2022 – RISC-V International, the global open standards organization, highlighted the community’s…
Call for Proposals, Sponsorship Sales, and Attendee Registration Now Open Event Spans December 12th through 15th; Summit Sessions Are December 13th and 14th San Francisco – July 29, 2022…
Efficient Trace, Supervisor Binary Interface, Unified Extensible Firmware Interface, and Zmmul Multiply-Only Extension Accelerate Embedded- and Large-System Design. Six Additional Specifications Already In the Pipeline As Development Extends Into Vertical…
RISC-V welcomes Intel to the Board of Directors to collaborate on RISC-V IP and contribute engineering expertise to accelerate RISC-V software development ZURICH – February 7, 2022 – RISC-V International,…
With billions of chips in the market, RISC-V has seen widespread commercial adoption across industries and implementations, from embedded automotive to hyperscale AI, from 5G to HPC and beyond. Zurich…
Ventana will continue to contribute and accelerate technical progress and market adoption of RISC-V ZURICH – Dec. 6, 2021 – RISC-V International, a global open hardware standards organization, today announced that…
RISC-V International Ratifies 15 New Specifications, Opening Up New Possibilities for RISC-V Designs
New Vector, Scalar Cryptography and Hypervisor specifications will help accelerate the adoption of RISC-V across a variety of market segments. ZURICH – Dec. 2, 2021 – RISC-V International, a global…
Founded in Collaboration with the CHIPS Alliance, OpenPOWER Foundation, and Western Digital, the Alliance is Focused on Providing Support Programs, Learning Opportunities, and Mentoring for Women and Underrepresented Individuals in…
ZURICH and SAN FRANCISCO – July 28, 2021 – RISC-V International announced the 2021 RISC-V Summit that will bring together the open hardware community for three days of deep technical…
SAN FRANCISCO, May 5, 2021 – Today, the seL4 Foundation and RISC-V International announced that the verified seL4 microkernel on the RV64 architecture has been proved down to the executable…
Investment firm Chengwei Capital to join the RISC-V Board of Directors and Technical Steering Committee Zurich – April 29, 2021 – RISC-V International, a non-profit corporation controlled by its members…
New joint working group will enhance the OmniXtend Cache Coherency architecture SAN FRANCISCO, March 24, 2020 – RISC-V International, a non-profit corporation controlled by its members to drive the adoption…
The online courses are offered on edX.org and will make RISC-V training more accessible SAN FRANCISCO - EMBEDDED WORLD - March 2, 2021 – The Linux Foundation, the non-profit organization…
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension Fast Track significantly accelerates the ratification of small architecture extensions Zurich – Feb. 23, 2021 – RISC-V International,…
RISC-V Innovation Founders Awards In recognition of the industry impact initiated by the technical leadership and generous contribution of the founding inventors and innovators of the RISC-V ISA. 2020 RISC-V…
Silicon startup Stream Computing to join the RISC-V Board of Directors and Technical Steering Committee to advance open source AI innovation Zurich – Dec. 8, 2020 – RISC-V International, a…
RISC-V sees widespread commercial adoption across industries, from embedded to AI, from IoT to HPC and beyond Zurich – Dec. 8, 2020 – RISC-V International, a non-profit corporation controlled by…
The leading RISC-V conference will be held virtually this year, featuring keynotes, tutorials, exhibitions, networking opportunities and more WHAT: The RISC-V International Association has announced the online program for the…
The schedule for RISC-V Global Forum is live! We have an exciting lineup of keynotes, session presentations, lightning talks, ask the experts, sponsor exhibits, and networking opportunities. Below you can…
Industry associations collaborate to drive open source standards that simplify security design for hardware developers and enhance the security of IoT devices and processors May 11, 2020 – GlobalPlatform, the…
Ratification signifies another breakthrough for the thriving RISC-V ecosystem San Francisco – March 9 2020 – The RISC-V Foundation, a non-profit corporation controlled by its members to drive the adoption…
Redmond joins the RISC-V Foundation from IBM to continue to grow RISC-V membership, community engagement and market adoption The RISC-V Foundation, a non-profit corporation controlled by its members to drive the…
Innovation has accelerated with the rapid development of the RISC-V ecosystem The RISC-V Foundation, a non-profit corporation controlled by its members to drive a new era of processor innovation via…
When: 9:30 – 10 CET Who: Robert Oshana, NXP Semiconductors RISC-V is an open hardware ISA. It's gaining a lot of traction in the industry. Many companies are now asking…
中國烏鎮--(美國商業資訊)--今日在中國浙江烏鎮舉行的世界互聯網大會 (World Internet Conference) 上，RISC-V基金會(RISC-V Foundation)宣布任命半導體業資深人士方之熙 (Jesse Zhixi Fang)博士為RISC-V基金會新成立的中國顧問委員會主席。RISC-V 基金會是一家由會員管理的非營利組織，致力於促進免費開放原始碼的 RISC-V 指令集架構 (ISA) 的應用與實施。RISC-V 基金會在中國的影響力不斷擴大，涵蓋超過 25 個機構和大學，在此基礎上，中國顧問委 員會將對 RISC-V 基金會的教育與應用推廣策略提供指導意見，以進一步加快推行 RISC-V 生態系統在該地區的發展。方之熙博士將與當地相關人士密切合作，並在中國的RISC-V 社群招賢納士，邀請業界精英加入委員會。
中国乌镇- (美国商业资讯)--今天在中国乌镇举行的世界互联网大会(World Internet Conference)上，RISC-V基金会(RISC-V Foundation)宣布，半导体行业资深人士方之熙(Jesse Zhixi Fang)博士已被任命为RISC-V基金会新组建的中国顾问委员会主席。RISC-V基金会是一家由其成员所管理的非营利组织，致力于促进免费开源的RISC-V指令集架构(ISA)的应用与实施。RISC-V基金会在中国的影响力不断扩大，覆盖超过25个组织机构与大学，在此基础上，中国顾问委员会将对RISC-V基金会的教育与应用推广战略提供指导意见，以进一步加速RISC-V生态系统在该地区的发展。方之熙博士将与当地利益相关方密切合作，并在中国的RISC-V社区招贤纳士，邀请一些重要人士加入委员会。
We’re seeking proposals for talks and poster presentations conveying recent activity in the RISC-V community at the upcoming RISC-V workshop co-hosted by Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya…
When: 9:30 a.m. – 10 a.m. CET Who: Tim Morin, Microsemi Corporation In this presentation we will demonstrate both open source and commercial RTOS available for RISC-V. The attendees will…
Our goals for these events are to bring the RISC-V community together to share information about recent activity in the various RISC-V projects underway around the globe, and build consensus…
This will be a three day event broken down as follow: Tuesday and Wednesday November 28-29, 2017 - These two days will follow our traditional two day format used at…
Submission Guidelines: Submission abstracts should consist of at most two pages in pdf format, and must include the title, authors, and affiliations. Additional material can be appended to the submission…
The preliminary agenda for the 6th RISC-V Workshop, co-hosted by NVIDIA and the Shanghai Jiao Tong University (SJTU) in Shanghai China on May 8-11, 2017 is shown below. As with past workshops,…
Registration and the call for presentations / posters for the 6th RISC-V Workshop, co-hosted by NVIDIA and the Shanghai Jiao Tong University (SJTU) in Shanghai China on May 8-11, 2017 is now…
Registration remains open and the call for presentations / posters is now closed for the 5th RISC-V Workshop, hosted at Google’s Quad campus (468 Ellis Street, Mountain View, CA 94043)…
Registration remains open and the call for presentations / posters is now closed for the 5th RISC-V Workshop, hosted at Google’s Quad campus (468 Ellis Street, Mountain View, CA 94043)…
Registration is now open for our 4th RISC-V Workshop which will be hosted at MIT's Computer Science and Artificial Intelligence Lab (CSAIL) building this coming July 12-13, 2016. The goals…
The RISC-V team was out in force at the HotChips-26 conference manning a sponsor booth. ...more... The Berkeley RISC-V team pose for a group shot at the end of the conference. From…
As we were getting ready for HotChips, we realized we were missing something very important: A logo! Thanks to the creative designers at 99designs, we were able to get a…