No recent posts listed
SOC Verification Flows and Methodologies | Sivakumar P R, Maven Silicon
Four things to know about the Intel Pathfinder for RISC-V | Majeed Ahmad, EDN
Intel Pathfinder for risc-v delivers new capabilities silicon development | Scientific Computing World
Intel puts more weight behind RISC-V with Pathfinder platform | Nitin Dahad, Embedded.com
Intel leans harder on RISC-V | Chris Edwards, Engineering & Technology
SoC.one Cloud Accelerates Adoption within Intel Pathfinder for RISC-V Ecosystem | SoC.one Inc.,
How will you share your RISC-V knowledge and wisdom? | RISC-V International
TRACE32® on XuanTie CPUs | LiFeng, Alibaba and Frank Xing, Lauterbach China
RISC-V International and Intel team up to accelerate RISC-V adoption: Introducing Intel Pathfinder for RISC-V | Intel Corporation
Intel launches Pathfinder development kit for RISC-V | Judy Lin, DigiTimes
Andes and Green Hills Collab Yields RISC-V-based SoC for Automotive Safety | Abdulwaliy Oyekunle, All About Circuits
Andes Technology Corp Announces Its Joined Intel Pathfinder | Andes Technology
Using Imagination Around Arm & RISC-V | Embedded Computing Design Staff, Embedded Computing Design
RISC-V CTO: We won’t dictate chip design like Arm and x86 | Agam Shah, The Register
Mobileye Announces EyeQ6 And EyeQ Ultra Chips For Assisted And Automated Driving | Sam Abuelsamid, Forbes
Simodense: a RISC-V softcore optimised for exploring custom SIMD instructions | Philippos Papaphilippou, Kelly Paul H. J., and Wayne Luk
Podcast EP54: Ventana Micro, RISC-V, HPC and Chiplets | Daniel Nenni, Semiwiki
Israeli Tech Industry to Get New Processor for Free, Courtesy of the State | Sagi Cohen, Haaretz
SATA Design Implementation on FPGAs with Open Source Tools | CHIPS Alliance
Inside RISC-V: Analysis and Exploitation | Don A. Bailey via Ringzer0
A Heterogeneous In-Memory Computing Cluster For Flexible End-to-End Inference of Real-World Deep Neural Networks | Angelo Garofalo∗, Gianmarco Ottavi∗, Francesco Conti∗, Geethan Karunaratne†‡, Irem Boybat†, Luca Benini‡∗, Davide Rossi∗, ∗University of Bologna, Bologna, Italy, †IBM Research Europe, Zurich, Switzerland, ‡ETH Zurich, Zurich, Switzerland
Intel Mobileye EyeQ Ultra RISC-V processor targets Level 4 autonomous driving | Jean-Luc Aufranc, CNX Software
This $5 dock turns the $17 Sipeed Lichee RV into a fully functional RISC-V computer | Brad Linder, Liliputing
CEO Interview: Igor Spinella, Eggtronic | Nick Flaherty, EE News Europe
SOC Verification Flows and Methodologies | Sivakumar P R, Maven SiliconWe need more and more complex chips and SoCs for all new applications that use the latest technologies like AI. For example, Apple’s 5nm SoC…
Four things to know about the Intel Pathfinder for RISC-V | Majeed Ahmad, EDNAs if Intel testing the RISC-V waters wasn’t news in itself, the semiconductor behemoth’s Intel Pathfinder for RISC-V initiative is now making the headlines. RISC-V…
Intel Pathfinder for risc-v delivers new capabilities silicon development | Scientific Computing WorldIntel Pathfinder for RISC-V aims to transform the way SOC architects and system software developers define new products. It allows for a variety of RISC-V…
Intel puts more weight behind RISC-V with Pathfinder platform | Nitin Dahad, Embedded.comNew Intel Pathfinder for RISC-V platform enables developers to create their own products using RISC-V cores and IP from the partner ecosystem, instantiate on FPGA…
Intel leans harder on RISC-V | Chris Edwards, Engineering & TechnologyNo more not-invented here for the chip giant when it comes to processor architectures. Much like IBM after the PC architecture ran away from it…
SoC.one Cloud Accelerates Adoption within Intel Pathfinder for RISC-V Ecosystem | SoC.one Inc.,SoC.one Inc., a leading provider of cloud-native System on Chip (SoC) design enablement, today announced support for Intel® Pathfinder for RISC-V*, a rapid prototyping and development…
How will you share your RISC-V knowledge and wisdom? | RISC-V InternationalThe Call for Proposals for the RISC-V Global Summit in San Jose California closes in just 10 days! Whether you work at a leading research…
TRACE32® on XuanTie CPUs | LiFeng, Alibaba and Frank Xing, Lauterbach ChinaRecently, Lauterbach, a microprocessor development tool manufacturer, has implemented a new support for T-Head XuanTie processors. Its TRACE32® debugging tool now maintains the XuanTie 9…
RISC-V International and Intel team up to accelerate RISC-V adoption: Introducing Intel Pathfinder for RISC-V | Intel CorporationA brief background Founded in 2015 with only 29 members, the RISC-V Foundation, a nonprofit organization, was chartered to standardize and promote the free and…
Intel launches Pathfinder development kit for RISC-V | Judy Lin, DigiTimesIntel launched the Pathfinder development kit for RISC-V on August 30 to transform the way SOC architects and system software developers define new products. Vijay…
Andes and Green Hills Collab Yields RISC-V-based SoC for Automotive Safety | Abdulwaliy Oyekunle, All About CircuitsManufacturers in the computing industry use RISC-V to create custom designs in RISC-V processor-based architectures. Andes Technology is one such company introducing safe and secure computing…
Andes Technology Corp Announces Its Joined Intel Pathfinder | Andes TechnologyAndes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of…
No recent posts listed
No recent posts listed
No recent posts listed
No recent posts listed
Using Imagination Around Arm & RISC-V | Embedded Computing Design Staff, Embedded Computing DesignChampions of the open-standard ISA expect it to start displacing competitive offerings en masse over the next few years. While that remains to be seen,…
RISC-V CTO: We won’t dictate chip design like Arm and x86 | Agam Shah, The RegisterChip technologies from Arm and x86 are getting the most attention amid semiconductor shortages and trade wars. But in the background, the open-source RISC-V chip…
Mobileye Announces EyeQ6 And EyeQ Ultra Chips For Assisted And Automated Driving | Sam Abuelsamid, ForbesMobileye and its parent company Intel may not be attending CES 2022 in person, but they are making some news.The Israel-based market leader in vision-based advanced…
Simodense: a RISC-V softcore optimised for exploring custom SIMD instructions | Philippos Papaphilippou, Kelly Paul H. J., and Wayne LukAbstract: Simodense is a high-performance open-source RISC-V (RV32IM) softcore, optimised for exploring custom SIMD instructions. In order to maximise SIMD instruction performance, the design’s memory…
Podcast EP54: Ventana Micro, RISC-V, HPC and Chiplets | Daniel Nenni, SemiwikiDan is joined by Balaji Baktha, founder and CEO of Ventana Micro. Balaji explores the application of RISC-V in high-performance applications and the specific advantages of a chiplet-based…
Israeli Tech Industry to Get New Processor for Free, Courtesy of the State | Sagi Cohen, HaaretzThe Israel Innovation Authority wants to let local high-tech companies use a processor developed in Israel with some state funding for free, thereby enabling them…
SATA Design Implementation on FPGAs with Open Source Tools | CHIPS AllianceReal-world FPGAs designs often require high rate transmission protocols such as PCIe, USB and SATA which rely on high speed transceivers for external communication. These…
Inside RISC-V: Analysis and Exploitation | Don A. Bailey via Ringzer0Don's 90 minute introduction to RISC-V gives you a sneak peek into the attack surface of RISC-V architecture CPUs and what it would take to…
A Heterogeneous In-Memory Computing Cluster For Flexible End-to-End Inference of Real-World Deep Neural Networks | Angelo Garofalo∗, Gianmarco Ottavi∗, Francesco Conti∗, Geethan Karunaratne†‡, Irem Boybat†, Luca Benini‡∗, Davide Rossi∗, ∗University of Bologna, Bologna, Italy, †IBM Research Europe, Zurich, Switzerland, ‡ETH Zurich, Zurich, SwitzerlandAbstract—Deployment of modern TinyML tasks on small battery-constrained IoT devices requires high computational energy efficiency. Analog In-Memory Computing (IMC) using non-volatile memory (NVM) promises major…
Intel Mobileye EyeQ Ultra RISC-V processor targets Level 4 autonomous driving | Jean-Luc Aufranc, CNX SoftwareLet’s carry on with Intel’s CES 2022 news, but with a twist as Mobileye EyeQ Ultra does not include any x86 cores, but instead, the automotive…
This $5 dock turns the $17 Sipeed Lichee RV into a fully functional RISC-V computer | Brad Linder, LiliputingThe Sipeed Lichee RV is an inexpensive computer-on-a-module featuring an Allwinner D1 RISC-V processor, 512MB of RAM, and a microSD card reader for storage. First…
CEO Interview: Igor Spinella, Eggtronic | Nick Flaherty, EE News EuropeIgor Spinella talks to Nick Flaherty about raising €15m for a family of RISC-V power controllers that will be used in AC power sockets around…