The RISC-V Summit North America Call for Papers deadline is approaching | Oct 30 | Submit Now!

A car on a forest road

One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon

In this blog, Krste Asanović explains why in 2026, the state of the RISC-V union isn't just strong: it's stronger than ever.

RISC-V International Newsletter – December 2024

Message from RISC-V International As we reflect on 2024, we wanted to express our heartfelt gratitude to the entire RISC-V ecosystem. This year has been…

Exploring RISC-V ISA Developments and Technical Highlights from 2024

2024 has been a year of great technical progress for the RISC-V ISA. Our 75 Committees and Groups, staffed by contributors from RISC-V member organizations…

RISC-V 2024: A Year of Global Growth and Innovation

As 2024 comes to a close, it’s clear that this has been a transformative year for RISC-V. From achieving industry firsts to driving innovation across…

S2C Launches Prodigy S8-100 Series: 100M Gate FPGA Prototyping for AI and HPC

S2C Launches Prodigy S8-100 Series: 100M Gate FPGA Prototyping for AI and HPC December 19, 2024 – S2C, a global leader in FPGA-based prototyping solutions,…

Longnail: Hardware Synthesis of CoreDSL Custom Instructions for MCU- and Application-Class Cores

Tammo Mürmann has just commenced his PhD studies at the Technical University of Darmstadt as part of the Embedded Systems and Applications Group (ESA). During…

My Journey with the RISC-V Mentorship | Sailing Downstream II

by Linda Njau, RISC-V Mentee at Ventana Micro SystemsI came across the Linux/RISC-V mentorship while searching for an internship, and my curiosity was sparked by…

XuanTie Co-Processor Interface Solution: A Bridge to Efficient Collaborative Computing

Weitong Su, Alibaba DAMO Academy Co-processors are specialized units designed to assist the main processor in executing specific tasks, such as graphics processing and signal…

RISC-V CEO Calista Redmond resigns after 5+ years of progress

By: Calista Redmond | CEO, RISC-V International  It is with deep gratitude that I announce my resignation from RISC-V International as I’ve accepted a new…

Enhancing the Future of AI/ML with Attached Matrix Extension

Zhao Jiang, Alibaba DAMO Academy In recent years, the rapid advancement of AI technologies, particularly deep learning, has significantly increased the demand for computing power,…

Meet Andrea Gallo, RVFA: A Senior IT Leader’s Career Pivot

Andrea Gallo, RVFA Vice President of Technology at RISC-V InternationalAfter decades of a highly successful, Arm-focused career, Andrea Gallo was ready to take his professional…

Triton kernel performance on RISC-V CPU

Introduction to Triton Triton is an open-source, Python-based Domain-Specific Language (DSL) developed by OpenAI to simplify the writing of high-performance GPGPU code. It was first…

Stream Computing Provides Smart Community Services Based on RISC-V Computing Power and LLMs

By Deke Wang and David Chen, Stream Computing In the wave of digital transformation, the intelligent upgrade of community services has become key to improving…

Keynote: Charting the AI-Powered Transformation in the Semiconductor Industry

By Sivakumar P R, Founder & CEO, Maven Silicon In this keynote, ‘Charting the AI-Powered Transformation in the Semiconductor Industry’ at the 37th International VLSI…

14 Years of RISC-V: A Journey of Innovation and Firsts

What began as a humble mission to construct a simple, efficient, and adaptable system for research endeavors and educational pursuits at the University of California…

Recent developments in the Zephyr port for RISC-V

As the open source Zephyr RTOS continues to grow in popularity, with most of the leading semiconductor vendors supporting the project as members, the open…

RISC-V Impact on Technology and Innovation

By Calista Redmond, CEO, RISC-V International RISC-V has rapidly emerged as the leading standard Instruction Set Architecture (ISA) in the world of processor design and…

RISC-V for All!

What you’ll find in this blog post:  Diversity is a driving force of the RISC-V  RISC-V Summit Europe Travel Fund RISC-V North America Global Scholarships…

Exploring the Top Highlights of the RISC-V Booth at embedded world 2024

embedded world 2024 showed great momentum for RISC-V. Throughout the event, RISC-V International members showcased cutting-edge innovations and forged invaluable connections, expanding the reach of…

Celebrating Women in the Global RISC-V Community

Collaboration is an essential part of driving innovation forward in the growing RISC-V ecosystem. By promoting inclusivity, we strive to create a welcoming environment where…

Introducing SoM1-SOC: The Most Powerful SoM Based on PolarFire® SoC FPGA

By: Mans Ahmadian, Senior Design Engineer at Sundance DSP In this blog post, we will discuss the features, benefits and applications of SoM1-SOC, a powerful…

Integrated IP Core Generation Workflow for Microchip SoC FPGAs With MathWorks®

By: Puneet Kumar Learn more about IP Core Generation workflow from MATLAB® R2022A release onwards for PolarFire® SoC FPGA and SmartFusion® 2 family of Microchip FPGAs. Introducing IP Core Generation for…

Meeting RISC-V Demands: S2C’s Tailored Offerings

RISC-V, an open standard instruction set architecture (ISA), has captured the imaginations of engineers and innovators worldwide due to its simplicity and accessibility. This architecture…

Visit RISC-V at embedded world 2024!

Step into the world of RISC-V at embedded world 2024 in Nuremberg, Germany, April 9-11! Join us as our community showcases the remarkable impact of open collaboration…

RISC-V Technical Leadership Update

By: Calista Redmond During the past four years RISC-V has undergone tremendous growth and transformation, both as an organization and in our leadership globally to…

Keynote: Charting the AI-Powered Transformation in the Semiconductor Industry

By Sivakumar P R, Founder & CEO, Maven Silicon In this keynote, ‘Charting the AI-Powered Transformation in the Semiconductor Industry’ at the 37th International VLSI…

14 Years of RISC-V: A Journey of Innovation and Firsts

What began as a humble mission to construct a simple, efficient, and adaptable system for research endeavors and educational pursuits at the University of California…

Recent developments in the Zephyr port for RISC-V

As the open source Zephyr RTOS continues to grow in popularity, with most of the leading semiconductor vendors supporting the project as members, the open…

RISC-V Impact on Technology and Innovation

By Calista Redmond, CEO, RISC-V International RISC-V has rapidly emerged as the leading standard Instruction Set Architecture (ISA) in the world of processor design and…

RISC-V for All!

What you’ll find in this blog post:  Diversity is a driving force of the RISC-V  RISC-V Summit Europe Travel Fund RISC-V North America Global Scholarships…

Exploring the Top Highlights of the RISC-V Booth at embedded world 2024

embedded world 2024 showed great momentum for RISC-V. Throughout the event, RISC-V International members showcased cutting-edge innovations and forged invaluable connections, expanding the reach of…

Celebrating Women in the Global RISC-V Community

Collaboration is an essential part of driving innovation forward in the growing RISC-V ecosystem. By promoting inclusivity, we strive to create a welcoming environment where…

Introducing SoM1-SOC: The Most Powerful SoM Based on PolarFire® SoC FPGA

By: Mans Ahmadian, Senior Design Engineer at Sundance DSP In this blog post, we will discuss the features, benefits and applications of SoM1-SOC, a powerful…

Integrated IP Core Generation Workflow for Microchip SoC FPGAs With MathWorks®

By: Puneet Kumar Learn more about IP Core Generation workflow from MATLAB® R2022A release onwards for PolarFire® SoC FPGA and SmartFusion® 2 family of Microchip FPGAs. Introducing IP Core Generation for…

Meeting RISC-V Demands: S2C’s Tailored Offerings

RISC-V, an open standard instruction set architecture (ISA), has captured the imaginations of engineers and innovators worldwide due to its simplicity and accessibility. This architecture…

Visit RISC-V at embedded world 2024!

Step into the world of RISC-V at embedded world 2024 in Nuremberg, Germany, April 9-11! Join us as our community showcases the remarkable impact of open collaboration…

RISC-V Technical Leadership Update

By: Calista Redmond During the past four years RISC-V has undergone tremendous growth and transformation, both as an organization and in our leadership globally to…