Skip to main content

Risco 5

Risco 5 is an open source processor core that implements the RV32I instruction set of the RISC-V architecture. It was developed for academic use and as the main core in small SoCs. The project focuses on facilitating integration and utilization, offering a simplified and efficient architecture for various applications.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.