Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
The RISC-V Exchange hosts the hardware, software, services, and learning offerings in the RISC-V community. Browse the list or search for an offering below.
The RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP Single) 1.0 GHz, 16-bit DDR3L/DDR4 interface. And it also has many interfaces such as Gbit-Ether, CAN, and USB 2.0, making it ideal for applications such as entry-class social infrastructure gateway control and industrial gateway control. There are two package options. Please refer to the RZ/Five Overview for the differences in the functions supported by each. 13 x 13 mm Package Part Number: R9A07G043F01GBG#BC0 11 x 11 mm Package Part Number: R9A07G043F00GBG#BC0 The RZ/Five 13 x 13 mm package is also pin compatible with the RZ/G2UL (Type 1).
Organization: ARIES Envedded GmbH
The MSRZFive is the Open Standard Module compliant System-In-Package based on Renesas RZ Family architecture offering high-performance 64-bit RISC-V core. The MSRZFive combines compact design and a wide range of services, bringing low power consumption, thermal efficiency and low-cost to embedded systems. The RZ/Five general-purpose microprocessor units (MPUs) are built around a 64-bit RISC-V CPU core and employ the Andes AX45MP, based on the RISC-V CPU instruction set architecture (ISA). Peripheral functions include support for multiple interfaces, such as two Gigabit Ethernet channels, two USB 2.0 channels, and two CAN channels, as well as dual A/D converter modules, making it ideal for applications such as entry-class social infrastructure gateway control and industrial gateway control. In addition to a wide range of services, the MSRZFive modules also offer new functionalities in terms of flexibility and processing. The OSM Systems-in-Packages can be individually adapted to the respective customer requirements due to four different form factors.
License Type: Proprietary
We send occasional news about RISC-V technical progress, news, and events.