UltraSoC has semiconductor IP for debug (run control, trace, etc) for complex SoCs: making it easy to develop, optimize, fix bugs, reduce power consumption and reduce cost.
This can be used pre‐silicon, to accelerate emulation and prototyping, or post‐silicon to support bring up, HW/SW integration or even in‐field/in‐use.
UltraSoC has full support for RISC‐V (and other CPUs e.g. heterogeneous multi‐core), but debug addresses not just the CPU but across whole SoC.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy