Skip to main content

Researchers Benchmark Experimental RISC-V Supercomputer | Tom’s Hardware

| Benchmarks | No Comments
A group of researchers from the Università di Bologna and Cineca has explored an experimental eight-node 32-core RISC-V supercomputer cluster. The demonstration showed that even a bunch of humble SiFive's…

RISC-V Benchmarking for Onboard Sensor Processing | Michael J. Cannizzaro, Evan W. Gretok, and Alan D. George

| Benchmarks | No Comments
When designing embedded systems, especially for space-computing needs, finding the ideal balance between size, weight, power, and cost (SWaP-C) is a primary goal in the processor selection process. One variable…

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.