Skip to main content

RISC-V in Verilog

By September 11, 2015October 1st, 2020No Comments

V-scale, an implementation of an RV32IM core in Verilog has been released and is available at:
This core implements a simple, Z-scale-class pipeline, and is designed for integration with either existing microcontroller-class bus interconnects or the Rocket chip generator. The build infrastructure for both flows will be publicly released with an upcoming update to the platform of small RISC-V systems compatible with Z-scale.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.