“The RISC-V Foundation is honored to receive this Electrons d’Or award on behalf of our 150 plus members working together to advance the RISC-V ecosystem and usher in a new era of processor innovation through open standard collaboration,” said Rick O’Connor, executive director of the non-profit RISC-V Foundation. “This award validates the growing industry adoption of RISC-V, and recognizes the technology benefits of the RISC-V ISA including its flexibility, scalability, extensibility and modularity.”
Since its inception in 2015, the RISC-V Foundation has quickly expanded its ecosystem to more than 150 organizations, individuals, academics and universities from around the world, all working together to enable a wide range of open-source and proprietary RISC-V hardware and software solutions. Born in academia and research, the RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.
Winners in each category are determined by an independent jury of recognized experts in the electronics industry.
- Visit RISC-V Foundation: https://riscv.org/
- Follow RISC-V Foundation on Twitter: @RISC_V
- Follow RISC-V on LinkedIn
- Become a member today
About RISC-V Foundation
RISC-V (pronounced “risk-five”) is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Founded in 2015, the RISC-V Foundation comprises more than 150 member organizations building the first open, collaborative community of software and hardware innovators powering innovation at the edge forward. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.
The RISC-V Foundation, a non-profit corporation controlled by its members, directs the future development and drives the adoption of the RISC-V ISA. Members of the RISC-V Foundation have access to and participate in the development of the RISC-V ISA specifications and related HW / SW ecosystem.