Skip to main content

RISC-V Community Releases OpenSBI to Foster Continued Ecosystem Growth

By January 31, 2019October 1st, 2020No Comments

We’re proud to share an important update that will foster the RISC-V ecosystem’s continued growth: the open source Supervisor Binary Interface (OpenSBI) version 0.1 has been released.
OpenSBI version 0.1 is now publicly available at GitHub. OpenSBI is an open source implementation of the RISC-V Supervisor Binary Interface (SBI). SBI serves a critical purpose, enabling an operating system to interact with the supervisor execution environment (SEE). The RISC-V ISA has defined SBI to provide a cleaner interface for the supervisor OS, streamlining the process of virtualizing and bringing up new hardware platforms. Furthermore, there’s no longer a need for the Berkeley bootloader (BBL), making it much easier to use upstream OS kernels and device data.
The RISC-V SBI specifications, maintained as an independent project by the RISC-V Foundation at GitHub, define the legacy SBI interface currently in use by various products as well as by RISC-V QEMU virtual machines. OpenSBI also implements SBI compliant early boot firmwares capable of handling various boot flows and payloads on various environments. OpenSBI firmwares have been tested with payloads such as U-Boot and Linux kernel, showing that these open firmwares can fully replace the legacy non-standard BBL intermediate boot loader.
The OpenSBI version 0.1 release supports the following platforms:

RISC-V platform vendors and system on chip (SoC) vendors can easily extend the OpenSBI implementations to fit new hardware configurations. OpenSBI will continue to be modified as SBI specifications evolve and extend beyond the current base legacy features. Read more about OpenSBI capabilities and contribution guidelines in the OpenSBI documentation included with the source code at GitHub.
To stay up-to-date on the latest RISC-V ecosystem updates, subscribe to the RISC-V Mailing Lists which includes content for software developers, hardware developers and ISA developers. You can also follow the RISC-V Foundation on Twitter and LinkedIn.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.