Skip to main content
Loading Events

« All Events

  • This event has passed.

LIVE WEBINAR: RISC-V Instruction Set Architecture: Enhancing Computing Power

April 2 @ 10:00 am - 11:00 am PDT

In the dynamic landscape of chip design, two trends stand out as game-changers: the rise of the RISC-V instruction set architecture (ISA) and the advent of Software Defined products. Today, we delve into why these trends are not just shaping the industry but propelling companies like Andes and Menta to the forefront of innovation. Join us for an enlightening webinar where we explore the intersection of these trends and their impact on the semiconductor industry.



April 2
10:00 am - 11:00 am PDT

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.