Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
neuroTUM Hackathon with Synopsys on RISC-V
May 21 - May 24
A hackathon organized by neuroTUM in collaboration with the Chair of AI Processor Design
Imagine crafting a custom CPU tailored for AI applications – it’s an engineer’s dream! This vision can become your reality at our upcoming ASIP (Application Specific Instruction-Set Processor) Designer Hackathon. In an exclusive partnership with the Chair of AI Processor Design, Prof. Amrouch, and sponsored by Synopsys, as well as the CIT School: Informatics, MSNE, and Electrical Engineering, neuroTUM is proud to host a groundbreaking 4-day event dedicated to the art of CPU architecture!