RISC-V International's Director of Visibility & Community Engagement, Kim McMahon, joins Coruzant Technologies for the Digital Executive podcast. She shares that you have to really know and embrace your strengths…
RISC-V Blog
RISC-V Application to Machine Language March 17, 2021 Sivakumar P R This video explains how a RISC-V processor executes all the software applications written in the high-level language in terms of…
The EU-funded Very Efficient Deep Learning in IoT (VEDLIoT) project is underway. Launched at the end of 2020, it aims to build a next-generation IoT platform powered by deep learning…
I am thrilled to see the announcement and initiation of collaboration between CHIPS Alliance and RISC-V International on the OmniXtend Cache Coherency protocol. We have formed a joint working group…
“Large organizations are using over 130 tools on average. This is just massive!” - Matt Chiodi, CSO, Palo Alto Networks’ public cloud A new Cloud Defense (CD) white paper reports…
In the News
Open Source Leader Shares the Importance of Knowing and Embracing Your Strengths with Executive Kim McMahon | The Digital Executive
RISC-V International's Director of Visibility & Community Engagement, Kim McMahon, joins Coruzant Technologies for the Digital Executive podcast. She shares that you have to really know and embrace your strengths…
Read More
Axiomise Unveils Formal Verification 101 Training Program | GlobeNewsWire
LONDON, April 06, 2021 (GLOBE NEWSWIRE) -- Axiomise, the leading provider of cutting-edge formal verification consulting, training, services, and IP, today unveiled a comprehensive introductory certification-based formal verification training program to…
Read More
Video: Multithreaded Application Synchronization pt. II (Mutual Exclusion Locks a’la RISC-V) | John’s Basement
A look at the need for and operation of the RISC-V AMOSWAP instruction. Course web site: http://faculty.cs.niu.edu/~winans/CS463 RISC-V Instruction Set Manual: https://riscv.org/technical/specifications/ RISC-V Instruction Set Manual: https://github.com/riscv/riscv-isa-manual
Read More
Announcements
CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard
New joint working group will enhance the OmniXtend Cache Coherency architecture SAN FRANCISCO, March 24, 2020 – RISC-V International, a non-profit corporation controlled by its members to drive the adoption…
Read More
Learn About the RISC-V ISA with Two Free Training Courses from The Linux Foundation and RISC-V International
The online courses are offered on edX.org and will make RISC-V training more accessible SAN FRANCISCO - EMBEDDED WORLD - March 2, 2021 – The Linux Foundation, the non-profit organization…
Read More
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension
RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension Fast Track significantly accelerates the ratification of small architecture extensions Zurich – Feb. 23, 2021 – RISC-V International,…
Read More