Skip to main content

What’s New

RISC-V Sees Significant Growth and Technical Progress in 2022 with Billions of RISC-V Cores in Market

| Announcements, What's New | No Comments
RISC-V Summit brings together the global RISC-V community after a banner year San Jose, Calif. – Dec. 13, 2022 – RISC-V International, the global open standards organization, highlighted the community’s…


Safety Critical Real-Time Operating System, SAFERTOS® Available With MiV_RV32 Soft CPU

| Blog | No Comments
SAFERTOS® is a real-time operating system (RTOS) designed specifically for use in safety-critical systems. WITTENSTEIN high integrity systems is a Mi-V Ecosystem Partner of Microchip and have ported SAFERTOS® on…

SOPHGO Donates 50 RISC-V Motherboards – Learn More About the Pioneer Box

| Blog | No Comments
New RISC-V International member SOPHGO is committed to the development and promotion of AI RISC-V CPU and other computing products. RISC-V member Milk-V delivers high-quality RISC-V products to developers, enterprises,…

NOEL-V Processor’s Security Extensions for Safe and Secure Computing

| Blog | No Comments
Safety and security are increasingly important aspects when designing computer systems, and work is carried out within RISC-V International technical groups to establish specifications that address safe and secure computing.…

NOEL-V: A RISC-V Processor for High-Performance Space Applications

| Blog | No Comments
Space applications pose significant challenges for electronic systems as they must contend with a myriad of environmental factors once they are launched. These factors include extreme temperatures, radiation, shock, and…

In the News

June 8, 2023 in In the News

Agile Analog launches first complete RISC-V analog IP subsystem at RISC-V Summit Europe

Agile Analog, the customisable analog IP company, is launching the first complete analog IP subsystem for RISC-V applications at the RISC-V Summit Europe in Barcelona (5-9 June). The initial subsystem…
Read More
June 5, 2023 in In the News

Adding RISC-V Vector Cryptography Extension support to QEMU

RISC-V is an open source instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. Codethink has been working with the RISC-V CPU architecture for several years. We've…
Read More
June 2, 2023 in In the News

RISE to boost development of open source RISC-V software

Chip designers are at the heart of a new project to boost the development of open source software for the RISC-V instruction set. The RISC-V Software Ecosystem (RISE) Project is…
Read More
June 2, 2023 in In the News

UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs

BANGALORE, India, June 1, 2023 /PRNewswire/ -- Valtrix Systems, an industry leading provider of RISC-V design verification products for building functionally correct CPU and system-on-chip implementations, announced today that UltraRISC, a leading provider…
Read More


March 14, 2023 in Announcements

Ashling and Imagination announce Ashling’s RiscFree™ C/C++ SDK support for RISC-V-based Catapult family.

Embedded World, Mar-14 2023, Nuremberg, Germany. Ashling and Imagination Technologies announced today that Ashling’s RiscFree SDK will provide software development  support for Imagination’s Catapult RISC-V-based IP cores.   RTXM-2200 is the…
Read More
February 27, 2023 in Announcements

First-ever RISC-V Summit Europe Will Demonstrate Technical and Commercial Momentum Across Industries

The Barcelona RISC-V Summit from June 5-9 to focus on industries such as Automotive, High Performance Compute/Data Center, and Security; Call for Submissions and Sponsorships now open   BARCELONA, Spain…
Read More
February 13, 2023 in Announcements

IAR Unveils an Updated Brand and Name Change to Support Strategic Mission

Today, IAR launches an updated brand with a new visual identity reflecting the company’s transformational journey and focus on empowering embedded engineering. At the same time, the name changes to…
Read More
December 23, 2022 in Announcements

RISC-V Honors Outstanding Technical and Community Contributions for 2022

Recipients Selected from Tens of Thousands of Engineers Working on RISC-V Initiatives Globally San Jose, Calif. – Dec. 21, 2022 – RISC-V International, the global open standards organization, announced the…
Read More

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.