The Future Is Now: Mark Himelstein of RISC-V On How Their Technological Innovation Will Shake Up The Tech Scene | Fotis Georgiadis, Authority Magazine
Some of the greatest “rocket science” in RISC-V is the simplicity, elegance, and flexibility of it. While some of the individual pieces are not “rocket science,” the collective whole is…
Read More
RISC-V Blog
ハードウェア記述言語Chiselをもっともっと活用するためのDiplomacy概説 発表者：msyksphinz (FPGA開発日記著者) @msyksphinz_dev https://msyksphinz.hatenablog.com Chisel使ってますか？ Scalaをベースとしたハードウェア構築言語. 高位合成言語ではない SiFiveのRISC-V IPで採用されている Rocket-Chip : https://github.com/chipsalliance/rocket-chip BOOM : https://github.com/riscv-boom/riscv-boom Chiselの基礎 : 「Chiselを始めたい人に読んで欲しい本」 https://nextpublishing.jp/book/12162.html ChiselがVerilogを生成するまで ChiselはScalaのDSLなので、Chisel CompilerはScalaで記述してある Chisel CompilerはFIR (Flexible Interpretation Representation)と呼ばれる中間言語を生成する FIRはScalaの文法と関係ない FIRをFIRRTLという変換器を使ってVerilogに変換する FIRRTLもScalaで記述してある (FIRはScalaのDSLではないので、Scalaで作る必要はないと思うけど...) …
This blog was submitted by Silex Insight. If you are designing systems based on a RISC-V architecture, for example to run highly connected applications, you want to include tight,…
Last month I had the great pleasure of sharing a blog post about Nicholas Sharkey, an amazing 13 year-old who participated with graduate students and professionals in an online workshop…
This blog was originally published on the Codasip blog. The more complex a processor core, the larger the area and power consumption. But increasing complexity is not a single…
In the News
Antmicro Joins the EC’s VEDLIoT Project to Bring Ultra-Efficient RISC-V Deep Learning to the IoT | Gareth Halfacree, hackster.io
Open source silicon pioneer Antmicro has announced its involvement in the European Commission's Very Efficient Deep Learning in Internet of Things (VEDLIoT) project, with the aim of developing a next-generation…
Read More
RISC-V CPU Performance | Maven Silicon
This video explains how we measure the CPU performance and how we try to improve the processor performance by improving its clock frequency and CPI. Also, it shows the importance…
Read More
The Future Is Now: Mark Himelstein of RISC-V On How Their Technological Innovation Will Shake Up The Tech Scene | Fotis Georgiadis, Authority Magazine
Some of the greatest “rocket science” in RISC-V is the simplicity, elegance, and flexibility of it. While some of the individual pieces are not “rocket science,” the collective whole is…
Read More
Announcements
RISC-V International Annual Awards
Each year, RISC-V International recognizes certain members of the community who have gone above and beyond in their dedication and effort with RISC-V. These are the awards for 2020. RISC-V…
Read More
Stream Computing Joins RISC-V International as a Premium Member
Silicon startup Stream Computing to join the RISC-V Board of Directors and Technical Steering Committee to advance open source AI innovation Zurich – Dec. 8, 2020 – RISC-V International, a…
Read More
RISC-V International Reports Another Strong Year of Growth with New Technical Milestones, Educational Programs, RISC-V Adoption and More
RISC-V sees widespread commercial adoption across industries, from embedded to AI, from IoT to HPC and beyond Zurich – Dec. 8, 2020 – RISC-V International, a non-profit corporation controlled by…
Read More
RISC-V International Announces Agenda for the Third Annual RISC-V Summit
The leading RISC-V conference will be held virtually this year, featuring keynotes, tutorials, exhibitions, networking opportunities and more WHAT: The RISC-V International Association has announced the online program for the…
Read More