The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies, and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees to adopt similar techniques to improve their own design and verification flows.