Skip to main content
In the News

EET India Article: Krste Asanović : RISC-V Momentum Is Massive In India

By January 4, 2019May 12th, 2021No Comments

When Krste Asanović, chief architect and leader of the team at UC Berkeley that defined the open RISC-V ISA recently visited India for the first time, he was absolutely confident that he would come again.
Not just because he loves Indian food which he had fallen in love with during his childhood in England but because there has always been a long-standing and strong Indian connection with IIT Madras which has been working on RISC-V through its Shakti Project.
Now the Indian connect just grew stronger after Krste’s co-founded company, SiFive acquired Bengaluru-based Open-Silicon, a system-optimized ASIC solution provider which would now start focusing more on RISC-V. Its customised ASIC work would also simultaneously continue. SiFive, the first fabless provider of customized semiconductors based on the RISC-V and founded by some of the team members from Berkeley, helps organizations turn semiconductor designs based on the open-source RISC-V instruction set architecture (ISA) into chips.
To read more, please visit:

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.