Skip to main content
In the News

Semi Insights Article: RISC-V CON Shanghai, Shenzhen Debut In March To Focus On The Latest Developments In RISC-V

By March 6, 2019May 12th, 2021No Comments
China has actively developed the semiconductor industry in recent years, RISC-V has grown strongly in recent years, and Andes Technology, a 32/64-bit embedded CPU core supplier with long-standing RISC-V architecture, will be held in Shanghai and Shenzhen on March 19 and 21. In addition to introducing the new products of the Andes Technology AndeStar V5 high-performance processor core 25 series and the latest small-area 22 series RISC-V CON hosted Dr. Fang Zhixi, Chairman of the RISC-V Foundation China Advisory Committee, and China Open Directive Dr. Bao Yungang, Secretary General of the Ecology (RISC-V) Alliance and Research Fellow of the Institute of Computing Technology of the Chinese Academy of Sciences, shared the latest developments in China’s RISC-V.
The streamlined, modular and scalable RISC-V is sweeping the world at an alarming rate. At present, the RISC-V Foundation has more than 200 members, including internationally renowned system companies, semiconductor companies, silicon intellectual property companies, software and hardware development tools companies, and Berkeley, MIT and other famous schools. Its characteristics are suitable for many popular applications such as Internet of Things, artificial intelligence, servers, communications, etc., making RISC-V a new darling of the IC design industry, with an ecosystem with explosive growth potential, the future development is limitless. The RISC-V Foundation held Workshop in Taiwan from March 12th to 13th. Andes Technology has a number of products and technologies published in Workshop, and cooperated with RISC-V partners around the world. These high-end products, technologies and applications will also be presented to the audience at the RISC-V CON.

To read more, please visit: Please note that the original article is in Chinese.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.