Skip to main content
In the News Article: Raven: X-Fab And Efabless Have Developed RISC-V-SoC

By June 19, 2019May 12th, 2021No Comments

X-FAB Silicon Foundries, together with the crowdsourcing IC platform Efabless, has developed a reference design for a RISC-V-based system-on-chip (Soc).
It took three months to develop the design to make the chip, using open source tools in the process. The SoC Raven mixed signal is based on the community designed Pico RV32 RISC V core. Efabless tested the Raven at 100 MHz in the lab and simulations suggest that the SoC should work at 150 MHz.
To read more, please visit: Please note that the original article is in German.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.