Skip to main content
In the News

Monoist Article: Open Source Processor IP "SweRV Core" Expands Performance And Development Environment

By June 24, 2019May 12th, 2021No Comments

Last week, Western Digital announced the performance enhancement and expansion of the development environment for the open source processor IP “SweRV Core.” The IP’s RTL (Register Transfer Level) can be downloaded from the GitHub repository. Western Digital is developing a processor that utilizes RISC-V ISA, and aims to apply it to application-specific processors such as storage controllers and machine learning.
To read more, please visit: Please note that the original article is in Japanese.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.