PLS Expands Architecture Support: UDE Now Also Supports Debugging of RISC-V-based Devices and Cyclone V FPGAs | Staff, EE Journal

By RISC-V Community NewsOctober 6, 2020November 2nd, 2020No Comments

Lauta (Germany) / Cupertino (CA), October 06, 2020 – The Universal Debug Engine® (UDE), the modular debug, test and system analysis tool from PLS Programmierbare Logik & Systeme, now also supports the open and license-free RISC-V architecture and Intel Cyclone V SoC FPGAs.

Read the full press release.

Previous PostProduct of the Week: Microchip PolarFire SoC FPGA Icicle Kit | Staff, Embedded Computing Design
Next PostAI for Entrepreneurs #4: | Loic Lietar (GreenWaves Technologies) OpenCV AI (YouTube)

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

PLS Expands Architecture Support: UDE Now Also Supports Debugging of RISC-V-based Devices and Cyclone V FPGAs | Staff, EE Journal

Previous PostProduct of the Week: Microchip PolarFire SoC FPGA Icicle Kit | Staff, Embedded Computing Design

Next PostAI for Entrepreneurs #4: | Loic Lietar (GreenWaves Technologies) OpenCV AI (YouTube)

Stay Connected With RISC-V