In the News

Bouffalo Lab Standardizes on SiFive RISC-V Embedded CPU Core IP for New IoT Products | SiFive

By RISC-V Community NewsNovember 18, 2020November 22nd, 2020No Comments

SiFive E2 Core IP Flexibility and Power-efficient Performance Enable Bouffalo Product differentiation

Previous PostIntroducing Telink’s New RISC-V-Based TLSR9 Series | Telink
Next PostOlof Kindgren: exclusive interview for AT | ArchiTechnologia

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy

Bouffalo Lab Standardizes on SiFive RISC-V Embedded CPU Core IP for New IoT Products | SiFive

Previous PostIntroducing Telink’s New RISC-V-Based TLSR9 Series | Telink

Next PostOlof Kindgren: exclusive interview for AT | ArchiTechnologia

Stay Connected With RISC-V