Skip to main content

Virtual interrupt is an integral part in virtualization. However, so far the handling of virtual interrupt always involve traps to the host with the exception only in the case of passthrough devices. For example, interrupts from the timer, the virtual device and between virtual CPUs still need the host software to inject. This situation incurs non-negligible overhead in interrupt-intensive scenarios. A design that eliminates most of the traps to host for handling interrupts is presented. The solution includes a new virtualization-aware interrupt controller and the accompanying software implementation in KVM. With this design, delivery of the above interrupts on longer involve traps to the host, improving performance. The interrupt controller design has been implemented on an emulated RISC-V platform due to its simplicity in design and potential for pioneering new virtualization ideas.

Siqi Zhao Huawei Technologies Co., Ltd, Senior Engineer

Siqi Zhao is a Senior Engineer currently in Huawei Technologies Co., Ltd. He is working on the ongoing next generation virtualization project. Before joining Huawei, he had spoken in conferences such as Usenix Security and Euro S&P during his Ph.D. studies.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.