Skip to main content

SiFive’s OpenFive business unit announced today they have completed their first tape out of a RISC-V processor core using TSMC’s 5nm process.

This 5nm RISC-V SoC will be for “advanced AI/HPC” solutions using a chiplet architecture with SiFive 7-Series processor IP and OpenFive HBM3 IP subsystem.

SiFive announced their 5nm RISC-V processor tape out on their blog.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.