Skip to main content

UK chip designer PicoCom is taping out its core chip for OpenRAN wireless networks and developed a board-level product called ORANIC to speed up deployment.

The PC802 chip combines 32 RISC-V cores and 3 CEVA vector processor cores with 25Mbits of SRAM. One chip can be used as the controller for 4G or 5G small cell, but four can also be used on a card to manage 16 remote radios from different suppliers. Two cards can handle 32 radio heads.

Read the full article here

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.