Skip to main content
In the News

Segger and Codasip Announce Cooperation on RISC-V

By June 22, 2021June 25th, 2021No Comments

Monheim am Rhein & Munich, Germany – June 22nd, 2021 – SEGGER and Codasip announce that SEGGER’s J-Link debug probes and its Embedded Studio IDE fully support Codasip’s RISC-V processors, right out-of-the-box.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.