Join Us at RISC-V Summit Europe in Munich, Germany | June 24-28

In the News

Video: VSD – Pipelining RISC-V with Transaction-Level Verilog | Lea Pegeen

By RISC-V Community NewsAugust 5, 2021August 20th, 2021No Comments

https://www.youtube.com/watch?v=7K7DH3xTEgI

See the full video clip.

Previous PostThe RISC-V Platform Specification aims to ensure RISC-V hardware and software compatibility | Jean-Luc Aufranc, CNX Software
Next PostVideo: Next-Generation Vector Processor Design II | Dr. Thang Tran, Andes Technology

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.