Skip to main content

SiFive is creating a new infrastructure to support accelerated ASIC and FPGA design flows, IP delivery, and SoC development. These new developments comprise state-of-the-art compiler algorithms, novel build system integration, and new Verilog RTL generation techniques. It needed a powerful compiler test and verification tool, not only to verify the functionality of its current compiler offering, but also to assist in developing its new IDE infrastructure. The tool SiFive selected was SuperTest from Solid Sands.

Read the full article. 

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.