Skip to main content
In the News

TU Dresden: Tile-based Multi-Core Architecture for Heterogeneous RISC-V Processors Suitable for FPGA Platforms | Semiconductor Engineering

By July 4, 2022July 18th, 2022No Comments

New technical paper titled “AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors” from researchers at Technische Universitaet Dresden (TU Dresden).

Read the full article. 

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.