Skip to main content
In the News

Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library | Imperas Software

Complete source file access allows easy adoption and enables user extensions for advanced microarchitecture verification that helps all RISC-V projects accelerate time-to-market goals.

Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced the release of the first open-source SystemVerilog RISC-V processor functional coverage library for RISC-V cores. The initial release is for RV32IMC, RV64 and other ratified extensions are under development and will also be released as part of the popular riscvOVPsimPlus package with a free-to-use permissive license from Imperas, which covers free commercial as well as academic use.

Design Verification (DV) teams use coverage analysis as the key metric for progress towards completion of verification plans. In a complex design such as a RISC-V processor, the ISA (Instruction Set Architecture) provides the basic guidelines for instruction level functionality. The development of an instruction level SystemVerilog functional coverage library requires both an understanding of the verification process and the general requirements of the DV community. Imperas had previously developed these libraries over time to support multiple customer projects and users of the Imperas commercial tools, such as ImperasDV. However, with the rapid growth in RISC-V adoption and many new teams now undertaking a complex RISC-V processor DV task for the first time, the emerging RISC-V verification community has an urgent need for quality Verification IP from a reliable source.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.