In the News

Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification

By RISC-V Community NewsFebruary 27, 2023No Comments

ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification.

Read the full press release.

Previous PostSemiconductor India future design vision involves Design India RISC-V and ChipIn
Next PostFirst-ever RISC-V Summit Europe Will Demonstrate Technical and Commercial Momentum Across Industries

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy

Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification

Previous PostSemiconductor India future design vision involves Design India RISC-V and ChipIn

Next PostFirst-ever RISC-V Summit Europe Will Demonstrate Technical and Commercial Momentum Across Industries

Stay Connected With RISC-V