Skip to main content
In the News

VyperCore shows RTL simulation of RISC-V core, plans hardware

VyperCore in the UK has passed a major development milestone in the development of a new chip architecture starting with RISC-V.

Bristol-based VyperCore is developing an architecture to embed functions such as garbage collection to improve the performance of processors and make them more power efficient. It has shown the RTL design for the technology in a RISC-V processor running in simulation for the first time running code and plans a hardware version for June 2024.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.