Skip to main content
In the News

Ashling’s RiscFree™ SDK Toolchain now available with support for MIPS RISC-V ISA compatible P8700 and I8500 CPUs

By February 23, 2024March 6th, 2024No Comments

Feb 23, 2023 SILICON VALLEY, CA, USA. Ashling and MIPS announced today that Ashling’s RiscFree SDK is now available with full support for MIPS RISC-V ISA based CPUs including the P8700 and I8500. RiscFree is Ashling’s Integrated Development Environment (IDE) including a compiler and debugger for RISC-V based development, and it now has support for MIPS RISC-V ISA based CPUs, enhanced by MIPS’ own proven and tested Core Framework Platform.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.