Skip to main content
In the News

[VIDEO] Progress in Standardizing Cryptography Extensions for RISC-V Processors

By June 10, 2024June 13th, 2024No Comments

This panel will discuss the state of standardized cryptographic instruction set extensions for RISC-V processors. Lightweight instructions for scalar CPUs, high-performance instructions for vector CPUs, an entropy source interface, and “constant time” guarantees have been ratified. On-going work is in post-quantum cryptography and facilitating improved resistance to implementation attacks.

Moderator: Richard Newell, Microchip Technology Inc.


Nicolas Brunie, SiFive

Andrew Dellow, Consultant

Graeme Hickey, PQShield

Watch the full video.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.