Skip to main content

Yadro’s RISC-V Designers Show Students How to Design Processors | Yuri Panchul, Habr

By September 7, 2021September 8th, 2021No Comments

In a week there will be an exhibition, ChipEXPO, at which there will be an iron design school for beginners with exercises on FPGA boards, and for more advanced ones – a conference on micro-architecture, verification and physical design of microcircuits .

Both the section for schoolchildren and the section for adults will feature RISC-V processor designers from Syntacore / Yadro Stanislav Zhelnio and Nikita Polyakov. Today Kommersant compared this project to a flight to the moon.

Read the full article. 

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.