Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
- This event has passed.
Real-World Crypto Symposium 2021
January 11, 2021 @ 8:00 am - January 14, 2021 @ 2:00 pm PST
Real World Crypto Symposium aims to bring together cryptography researchers with developers implementing cryptography in real-world systems. The conference goal is to strengthen the dialogue between these two communities. Topics covered focus on uses of cryptography in real-world environments such as the Internet, the cloud, and embedded devices.
The programme consists of invited and contributed talks.
- The contributed talks are selected using light touch review by a committee consisting of members of the steering committee and invited reviewers.
- The invited talks are selected by the steering committee. However, you can make us aware of people you think we should invite by filling in our form.
Unlike other IACR events there are no proceedings/published papers. Talks are selected on the basis of impact on the real world (potential or current), interest to the audience, and our perceived quality of the speaker.
RISC-V presentations
RISC-V Scalar Crypto
Speakers: and
The initial cryptographic instruction set extension of RISC-V is looking stable and is approaching a specification freeze. Implementations exist and evaluation is ongoing on multiple fronts. In this talk, we discuss lightweight, “scalar crypto”’ instructions that have been introduced to the specification during the past year. These instructions directly extend the base RV32 and RV64 instruction set, removing the requirement of implementing a vector or SIMD unit. We hope that this makes RISC-V even more attractive for embedded chip vendors. We describe how AES, SHA2/3, and GCM can be implemented and optimized with base 32/64-bit register file, and how Entropy Sources are accessed to build hardware TRNGs. We also give pointers on efficient asymmetric (ECC, RSA, PQC) implementations on such targets, and describe how tightly-coupled custom accelerators and side-channel mitigations can be integrated.