Skip to main content
In the News

SiFive Announces Key Enablement Of Trace And Debug | SiFive

By September 27, 2019May 12th, 2021No Comments

SAN MATEO, Calif. – September 23rd, 2019 – SiFive, Inc., has announced the general availability of the latest update to SiFive Core IP and SiFive Core Designer in the Q3 2019 quarterly update. This release is specifically focused on the enablement of Trace and Debug functionality in the development of configurable SoC design.
Real-time analysis enabled via tracing permits a deeper insight into the interactions of software and hardware to accelerate development, debug, and validation. To support this goal, the full range of SiFive Core IP is now enabled with Nexus 5001™ Instruction Trace capabilities.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.