Skip to main content
In the News

SiFive Adds RISC-V Micro-Instruction Cache For Slow Memories | Steve Bush, Electronics Weekly

By October 16, 2019May 12th, 2021No Comments
SiFive has added a ‘micro instruction cache’ option to its Risc-V e2 core – the smallest of its Risc-V intellectual property offerings.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.