In the News

Imperas Collaborates with Mentor on RISC-V Core RTL Coverage Driven Design Verification Analysis

By RISC-V Community NewsFebruary 21, 2020April 28th, 2021No Comments

http://www.imperas.com/articles/imperas-collaborates-with-mentor-on-risc-v-core-rtl-coverage-driven-design-verification

Previous Post[RISC-V Application Example: Wearable Device] Ultra-Power-Saving SoC Becomes the Key to Battery Life | Yu Zhihao, iThome Online (Chinese)
Next PostSILICON | China’s Progress on Homegrown CPUs | Stewart Randall, TechNode

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy

Imperas Collaborates with Mentor on RISC-V Core RTL Coverage Driven Design Verification Analysis

Previous Post[RISC-V Application Example: Wearable Device] Ultra-Power-Saving SoC Becomes the Key to Battery Life | Yu Zhihao, iThome Online (Chinese)

Next PostSILICON | China’s Progress on Homegrown CPUs | Stewart Randall, TechNode

Stay Connected With RISC-V