Pronounced “risk five”, RISC-V is a free and open instruction set architecture (ISA) enabling a new era of processor innovation through open standard collaboration. The acronym itself means Reduced Instruction Set Computer (the ‘V’ refers to its generation). Born at Berkeley University, RISC-V ISA delivers free, extensible software and hardware freedom on architecture, paving the way for years of computing design and innovation.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy