Skip to main content

Storage solution giant Seagate Technology has announced that they have designed two processors based on the open RISC-V instruction set architecture (ISA). One is designed for high performance while the other features a design specialized for area optimization.

The former enhances real-time processing performance in HDDs by introducing advanced servo algorithms. While the latter features a flexible microarchitecture configuration and feature set, optimized for footprint and reduced power consumption.

This has been tried to work with HDDs, and at the initial stage, it is said that it was possible to achieve up to 3 times the performance of the current one. Seagate made this announcement at the virtual RISC-V Summit 2020, here’s what they have stated:

“Having shipped close to one billion cores over the last year, Seagate has developed significant expertise in system-on-a-chip design,” said Cecil Macgregor, Vice President, Application-Specific Integrated Circuit (ASIC) Development. “We now expanded the capability to add customized RISC-V cores to our portfolio, which is critical to future products. We live in a time of unprecedented growth of enterprise data—and much of this data is in motion. These cores will allow devices to share a common RISC-V ISA. Using open security architectures, they will enable more secure movement of data.”


Read the full article

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.