Skip to main content
In the News

VIDEO: DVCon 2021 case study on RISC-V Verification with NVIDIA Networking and Imperas Software

By May 27, 2021June 4th, 2021No Comments

This talk is on the technical paper presented at DVCon 2021.

Abstract: The open RISC-V instruction set architecture is gaining traction with both semiconductor vendors and systems companies. A key question is how to verify the RISC-V processor implementation, especially when developing the RTL and/or adding custom instructions? This paper reports on the techniques used and lessons learned for the verification of a RV64IMACBNSU RISC-V processor by an experienced SoC design team, including the development of the reference model and the SystemVerilog and C encapsulation of the reference model, the step-and-compare flow used included co-debug, and the Specman-based verification environment.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.