Skip to main content
In the News

Open Standard RISC-V Verification Interface (RVVI) for SOC testing | Nick Flaherty, EE News Europe

By July 11, 2022July 19th, 2022No Comments

Imperas Software in the UK has extended the RVVI (RISC-V Verification Interface) with virtual peripherals to support asynchronous events and system level interrupts.

RVVI is an open specification with a common methodology for the key components of the testbench to connect the RISC-V processor RTL instruction trace and reference models to fully support the lock-step-compare co-simulation.

Read the full article. 

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.