Imperas Collaborates with MIPS and Ashling to Accelerate RISC-V Application Software Development from SoC Concept to Deployment

By RISC-V Community NewsMarch 13, 2023No Comments

Oxford, United Kingdom – March 13^th, 2023 – Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced with MIPS and Ashling a new 3-way collaboration to support developers across all aspects of RISC-V software development for advanced processor applications. Based on the Imperas reference models for the MIPS eVocore P8700 RISC-V Multiprocessor, together with Ashling’s RiscFree™ SDK tools, this collaboration extends beyond the standard level of ecosystem support to enable developers across all design phases from pre-silicon to prototype devices to end users.

Read the full press release.

Previous PostTrio support RISC-V development from SoC concept to deployment
Next PostWhy we’ve levelled up on RISC-V

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

Imperas Collaborates with MIPS and Ashling to Accelerate RISC-V Application Software Development from SoC Concept to Deployment

Previous PostTrio support RISC-V development from SoC concept to deployment

Next PostWhy we’ve levelled up on RISC-V

Stay Connected With RISC-V