Skip to main content
In the News

RISC-V ratifies compressed instruction extensions

By May 4, 2023May 15th, 2023No Comments

RISC-V has ratified its extensions for code compression to reduce the memory requirements when using the open instruction set architecture.

This is particularly important for microcontrollers that have limited memory storage, allowing more complex code to be developed and run by mixing the new 16bit instructions with existing 32bit instructions.

Read the full article here.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.